Abstract: A microprogrammable target computer allows implementing a virtual machine efficiently. When implementing a compiler based high level language, the semantic level of the machine language has to be fixed. If the machine realizes a suitable virtual machine, the compiler writers task is simplified. This may be payed by the expense of implementing the virtual machine. The new retargetable compiler of the Mimola Software System (MSS) simplifies and speeds up the implementation process of a desirable machine language on a microprogrammable target computer. The efficiency of this approach is shown by an implementation of the logic programming language Prolog on the VLIW processor SAMP. The Warren Abstract Machine instruction set (W-Code) was chosen as the machine language of SAMP. The usage of the new retargetable compiler of the MSS for the development of a microcoded W-Code interpreter is described in this paper. The implementation has been tested and evaluated by feeding a simulator with the microcoded interpreter and the W-Code of the Warren Benchmark Set. The results indicate the performance of 44.5 KLIPS.

1 Introduction

Today's high level language compilers are at least conceptually divided in a language dependent part and a machine dependent part. The language dependent part handles syntactic analysis, performs semantic actions, and generates an intermediate program representation. The knowledge about the target machine language as used for codegeneration is encapsulated in the machine dependent part. The codegenerator processes the intermediate program while emitting target machine code. If the intermediate program representation is designed as a machine language of a virtual machine then the implementation of that machine replaces most of the compilers machine dependent part. There are basically three ways of implementing a virtual machine.

- The compilation of the virtual machine language into target machine code.
- The software emulation of the virtual machine.

In developing a microcoded interpreter for a virtual machine language we followed the third approach.

The most widely spread implementation techniques for Prolog involve compiling the Prolog program into an intermediate form (W-Code) referred to as the Warren Abstract Machine (WAM) instruction set. Several authors have investigated various special purpose hardware structures (Prolog machines) that support the W-Code as their machine language. The development of a microcoded interpreter for W-Code execution on the VLIW processor SAMP [Now87] which was chosen as the implementation vehicle for the WAM is the subject of this paper. The Prolog compiler that generates the W-Code, and the complete source code of the W-Code interpreter are described in detail elsewhere [Sch88]. The new retargetable compiler of the Mimola
ing the resulting microcode, the W-Code of a Prolog program, and a hardware description of SAMP into the simulator of the MSS. A performance of 44.5 KLIPS on the Warren Benchmark Set is achieved. In what follows we describe architecture and tasks of the WAM, hardware structure and important features of SAMP, and the process of generating microcode. Finally, simulation results are presented which allows the performance comparison of SAMP with other processors.

2 Warren Abstract Machine

The WAM was originally introduced by D.H.D. Warren [War83]. The following brief explanation covers some implementation issues.

The WAM is an environment-stacking architecture. The stack consists of two kinds of variable-length frames (mixed stack). There are environments and choice points. An environment holds value cells for the permanent variables of a clause together with bookkeeping information comprising a continuation. A continuation consists of a pointer to the W-Code of the actual goal to be executed next and its associated environment. A choice point contains the state of the computation, at which the WAM continues on backtracking.

Since the type of a Prolog variable is not known at compilation time, its value is represented by a tagged item. A tagged item consists of a tag and a value field. The tag indicates the type of the value. Thus, checking an item's tag is the most frequent operation of the WAM. In the present implementation an unbound variable is represented by an item with an unbound tag and a self-reference in the value field. The value field of a bound variable either contains the value itself or a reference tag together with a pointer to the value. From this the need for dereferencing a variables value arises and dereferencing becomes another important task of the WAM. Figure 1 shows the dereferencing loop.

In Prolog a variable receives a value only by unification and there is no way to change it. Only variable bindings, which are established since the creation of the actual choice point, are reset on backtracking. The trail is a stack where the WAM remembers those bindings. Whenever a variable which will not be discarded by the next event of backtracking is bound it is trailed, i.e. its address

...
A microinstruction programming language, the end independent for high ended Prolog machines. The main memory is supported by two writeable and two read-only ports that serve up to four independent accesses. The other multiport memory, the register file, has two readable ports and two ports for read/write access with a common address.

It is up to the microcode generator to detect simultaneously executable operations and to embed them into a microinstruction. The number of these operations is extended by means of guarded assignments. Guarded assignments are supported by SAMP's conditional load operations. Whether the load operation of a memory port is actually carried out or inhibited depends on the truth value of the condition. Since all storages of SAMP are able to conditionally load a value there is much source of parallelization per guarded assignments. The new retargetable compiler [Now87a] of the MSS takes this feature into account.

If timing could be ignored at the microprogram level, the generation of microcode became less difficult. SAMP is in fact a self-timed system. Timing is a matter of hardware in that the data flows asynchronously through self-timed elements. A signal is attached to each data connection, indicating its validity. The memories, ALUs, and multiplexers as well as the other function boxes are designed as self-timed elements. They perform a particular operation, when its precondition becomes true. That is when all of the necessary input values are available. The self-timed element signals the completion of the operation after its delay. There is no global clock signal needed for synchronization issues. The sequencing of the microinstructions is controlled by a global reset signal. It starts the next microinstruction as soon as all the operations of the current microinstruction are done since the state of the computation is entirely described by the contents of the storages. The duration of a microcycle depends on both the microinstruction and the data values it manipulates.

As an example consider a microinstruction which specifies a conditional load operation. Assume that the generation of the guarding condition is fast and the evaluation of the address and data is a complex task. If the condition yields true the microcycle time is determined by the time needed to compute the address and data plus the delay of the load operation. On the other hand the instruction is completed as soon as the condition becomes false. In this case no address or data is needed because the load operation is inhibited.

4 Microcode generation

For the generation of the microcoded W-Code interpreter the hardware description of SAMP and the algorithm for W-Code execution are specified in the Pascal-like language MIMOLA (machine independent microprogramming language), the input language of the MSS. The new retargetable compiler of the MSS yields microcode of high quality. The compiler does parallelization of the program, allocation of operations, and microcode compaction in different phases.

The retargetability of the compiler is based on a textual hardware description written in MIMOLA. The hardware structure is specified as a set of modules and a list of their interconnections. For a module, the interface and the operations it implements are described. The operation delays are given for simulation purposes only.

The W-Code interpreter is easily encoded as a MIMOLA program. An item is stored in two consecutive memory locations with the tag field at the lower address. This is specified by the type definition for items:

\[
\text{TYPE Item} = \text{RECORD tag, val : word END;}
\]

The storage areas of the WAM are mapped into SAMP's main memory SM by means of array declarations:

\[
\begin{align*}
\text{Code} & : \text{ARRAY} [0..\text{CMax}] \text{ OF word;}
\text{Heap} & : \text{ARRAY} [0..\text{HMax}] \text{ OF Item;}
\text{...} & \\
\text{Trail} & : \text{ARRAY} [0..\text{TMax}] \text{ OF word;}
\end{align*}
\]

To increase efficiency the address computation facilities for arrays are inhibited and no range...
Heap[5] is located at addresses 5 and 5+1 in the main memory.

Figure 1 shows the code for the dereferencing operation of the WAM. The loop follows a chain of reference items until an non-reference value is encountered. The result is left in the global variable tmp. The value field of a reference item is

```pascal
VAR tmp: Item AT SR[0];
INLINE PROCEDURE deref(tag, val: word);
BEGIN
  tmp.tag:=tag; tmp.val:=val;
  WHILE IsReference(tmp.tag) DO
    BEGIN
      tmp.tag:=Mem[tmp.val].tag;
      tmp.val:=Mem[tmp.val].val
    END
  END;
END;
```

The item tmp is located at addresses 0 and 1 in the register file SR.

An IF-statement cannot be transformed into guarded assignments if a sequence is required by the definitions and uses of a value belonging to a dependent part of the statement. Whenever an IF-statement may be compiled as conditional jump or conditional load operation both alternatives are fed into the allocation phase. If the compiler fails in allocating one of these it retains the other.

A remarkable feature of the allocation phase is the treatment of versions of the instruction that implement a statement. The versions are constructed from versions of the operations that make up the statement. For the dereferencing loop the compiler allocates an instruction for the conditional jump and one instruction for the loop body whereas the conditional load operations are compiled into a single instruction. The compiler considers e.g., 76, 53 and 14 versions for the first, second and third statement of figure 2 respectively, which merge to 214 versions of the parallel block. All versions are considered by the microcode compaction algorithm. It merges as many assignments as possible into a single microinstruction. If there still remain different versions, the fastest one is selected.

The W-Code interpreter has 443 parallel blocks with 1,074 statements. The compiler considers 39,922 versions of the statements. The resulting microprogram has 555 microinstructions.

5 Simulation and Performance Measurement

The performance was measured using the Warren Benchmark Set. This consists of Prolog programs by which various performance aspects such as access to logical variables, unification of structures, list handling, indexing of clauses, backtracking, arithmetic, etc. are tested. A Prolog compiler generates optimized W-Code from the Prolog
The event driven simulator of the MSS considers the self-timed sequencing and the delay of the modules operations. This gives the reason for high confidence in the resulting timing informations (see table 1). The simulator computes the propagation of bit vectors along the connections and the function boxes of the hardware.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Runtime [μs]</th>
<th>µ-instr. executed</th>
<th>Is</th>
</tr>
</thead>
<tbody>
<tr>
<td>nrev30</td>
<td>7,631</td>
<td>21,258</td>
<td>496</td>
</tr>
<tr>
<td>qsort50</td>
<td>10,650</td>
<td>29,502</td>
<td>601</td>
</tr>
<tr>
<td>palin25</td>
<td>7,264</td>
<td>17,893</td>
<td>322</td>
</tr>
<tr>
<td>times10</td>
<td>658</td>
<td>1,789</td>
<td>19</td>
</tr>
<tr>
<td>divide10</td>
<td>784</td>
<td>2,148</td>
<td>19</td>
</tr>
<tr>
<td>log10</td>
<td>267</td>
<td>749</td>
<td>11</td>
</tr>
<tr>
<td>ops8</td>
<td>424</td>
<td>1,158</td>
<td>15</td>
</tr>
<tr>
<td>query</td>
<td>37,136</td>
<td>105,801</td>
<td>2107</td>
</tr>
<tr>
<td>Total</td>
<td>64,814</td>
<td>180,298</td>
<td>3590</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Performance [KLIPS]</th>
<th>SAMP</th>
<th>DEC</th>
<th>NCR</th>
<th>VAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>nrev30</td>
<td>45</td>
<td>65.0</td>
<td>9.0</td>
<td>25</td>
<td>116</td>
</tr>
<tr>
<td>qsort50</td>
<td>98</td>
<td>56.4</td>
<td>11.2</td>
<td>35</td>
<td>98</td>
</tr>
<tr>
<td>palin25</td>
<td>67</td>
<td>44.3</td>
<td>10.5</td>
<td>21</td>
<td>98</td>
</tr>
<tr>
<td>times10</td>
<td>48</td>
<td>28.9</td>
<td>7.7</td>
<td>13</td>
<td>48</td>
</tr>
<tr>
<td>divide10</td>
<td>42</td>
<td>24.2</td>
<td>7.8</td>
<td>11</td>
<td>42</td>
</tr>
<tr>
<td>log10</td>
<td>56</td>
<td>41.2</td>
<td>7.8</td>
<td>15</td>
<td>56</td>
</tr>
<tr>
<td>ops8</td>
<td>65</td>
<td>35.4</td>
<td>11.2</td>
<td>21</td>
<td>65</td>
</tr>
<tr>
<td>query</td>
<td>64</td>
<td>56.7</td>
<td>31.9</td>
<td>89</td>
<td>20</td>
</tr>
<tr>
<td>Mean</td>
<td>44.5</td>
<td>12.1</td>
<td>28.7</td>
<td>64</td>
<td></td>
</tr>
</tbody>
</table>

Table 1: Simulator Results on the Warren Benchmark Set

Table 2: Performance Comparison

The benchmarks are executed in 65 ms with 180,298 microinstructions simulated. Therefore the cycle time is 0.36 μs. The performance is expressed in terms of KLIPS (kilo logical inferences per second), with the cut not being counted as a logical inference. On the Warren Benchmark Set 44.5 KLIPS were achieved on the average.

6 Conclusion

A high speed Prolog implementation is briefly described. The Warren Abstract Machine is implemented by a microcoded interpreter running on the VLIW processor SAMP. The resulting microprogram has 555 microinstructions. It interprets 74 different instructions of an augmented WAM. The simulator results shows the high performance of 44.5 KLIPS for the Warren Benchmark Set. The new retargetable compiler of the MSS generates the interpreter. The compiler considers alternative execution paths in the hardware structure when allocating different versions for a statement. The high-level MIMOLA description and the retargetability of the compiler simplified the implementation of a virtual machine.

References

[Now86] L. Nowak
SAMP: Entwurf und Realisierung eines neuartigen Rechnerkonzeptes.

[Now87] L. Nowak
SAMP: A General Purpose Processor Based on a Self-Timed VLIW Structure.

[Now87a] L. Nowak

[Sch88] W. Schenk
Eine Prologimplementierung für einen Rechner sehr großer Befehlsbreite.

[Tic85] E. Tick

A Computer with Low-Level Parallelism QA-2.

[War77] D.H.D. Warren
Applied Logic – Its Use and Implementation as a Programming Tool.

[War83] D.H.D. Warren
An Abstract Prolog Instruction Set.