

**Graph Based Retargetable Microcode Compilation  
in the MIMOLA Design System**

Lothar Nowak

Institut für Informatik und Praktische Mathematik, University of Kiel,  
Olshausenstr. 40-60, D-2300 Kiel, W. Germany

**Abstract**

This paper describes a retargetable compiler, which is able to compile programs into the machine code of a specified hardware (target). The target is described at register-transfer structure level by module specifications and netlists. The program can be defined at several levels of abstraction, spanning the range from algorithmic description (e.g. PASCAL) down to RT-level behavioural description. If the program is the complete target's behavioural specification the compiler can be used to verify the structural against this behavioural description.

**1 Introduction**

The general motivation for the design of retargetable compilers has been intensively discussed in the literature (see e.g. [Mar84]). It need not be repeated. Retargetable compilers require a formal description of the target machine, for which code is to be generated. Many different forms of target machine descriptions have been used. This paper describes a retargetable compiler using the true hardware structure as machine specification. This means that the specification consists of a description of the target's RT-modules and their interconnection. This approach has several advantages:

- easy integration into a general CAD-system,
- consistent machine description during the design process, useful for other tools, e.g. simulators,
- the specification language is easy to learn for hardware engineers.

This paper presents a retargetable compiler, which supports target architectures with single level interpretation and monophase execution. This class represents most of all microcoded systems; even multiphase systems can often be modelled by monophases. The input to the compiler is the struc-

tural register-transfer level description of the target, together with a preprocessed program. Pre-processing means: allocation of variables and replacement of high level constructs like FOR or REPEAT. Different preprocessors are available, e.g. for PASCAL programs. The compiler and these preprocessors are tools of the MIMOLA Design System [Mar85, Mar87]. This system supports the design of digital hardware and contains several tools used in this area. Common to all tools is the language MIMOLA (machine independent microprogramming language) [Mar84, JSM87]. MIMOLA is a superset of PASCAL, which allows the description of programs as well as the description of hardware structures.

Earlier work [Mar84] demonstrated that the approach outlined above is feasible. However, until recently, retargetable code generation was too slow to be used for large programs. The present paper describes a novel approach speeding up the compilation by a significant amount. The compilation process is divided into three phases: the preallocation phase, the allocation phase and the scheduling phase. The hardware allocation is based on the **Connection-Operation-Graph** (CO-Graph), constructed during the preallocation phase. This graph represents the target structure as well as all operation codes. In the allocation phase a pattern matching algorithm searches subgraphs, which are equivalent to the dataflow graph defined by the assignment to be allocated. The resource allocation is represented by the corresponding setting of the instruction word. These settings are described by special structures, called **I-Trees**. Finally all allocated assignments are scheduled and mapped into instructions.

The main difference to other retargetable compilers can be seen in human interaction needed for the compilation. While, e.g. the system of Mueller et al [MuV83, MVA84] relies on manually bound flowgraphs for data transfers, Vegdahl's system [Veg82, Veg82a, Veg83] uses procedural descriptions, e.g. how to generate constants. In contrast, our system's input is the pure structural description of the target. Another difference is given by the handling of **versions**: in general, one data transfer can be mapped to the target structure in different ways. This aspect was first stated by Mallett [Mal78] but not considered in retargetable code generation. Versions offer more freedom in the scheduling phase [MVA84] and are an essential concept of our compiler.

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.

## 2 Definition of I-Trees

### Def. 2.1:

Let  $B_2 := \{0, L\}$  and

$B_4 := B_2^* = P(B_2)$  the power set of  $B_2$ .

The elements of  $B_4$  are:

$\emptyset := \{\}$ ,  $0 := \{0\}$ ,  $1 := \{L\}$ ,  $X := \{0, L\}$ .

With binary operations '+' , '\*' and a unary

operation '-' as stated below ( $B_4, +, *, -$ )

defines a boolean algebra.

+	@ 0 1 X	*	@ 0 1 X	a	-a
@	@ 0 1 X	@	@ @ @ @	@	X
0	0 0 X X	0	@ 0 @ 0	0	1
1	1 X 1 X	1	@ @ 1 1	1	0
X	X X X X	X	@ 0 1 X	X	@

An interpretation of this algebra is given by the following treatment. Assume a (boolean) variable A (e.g. a bit of the instruction word) and some conditions, which assert A to be set to specific values. Distinguish four cases:

- A should be set to  $\{0\}$ , write  $A:=0$
- A should be set to  $\{L\}$ , write  $A:=1$
- A should be set either to  $\{0\}$  or to  $\{L\}$ , write  $A:=0+1$
- A could never be set to  $\{0\}$  and  $\{L\}$  simultaneously, write  $A:=0*1$

The value 'X' ( $=\{0, L\}$ ) offers a choice between the alternatives '0' or 'L'. The value '@' ( $=\{\}$ ) can be treated as the result of some incompatible assertions. Since  $(B_4, +, *, -)$  is a boolean algebra the distributive law holds; for example:  $1*(1+0) = 1*X = 1 = 1+@ = (1*1)+(1*0)$ .

To handle n-dimensional variables (e.g. the complete instruction word) an extended algebra using boolean vectors can be defined.

### Def. 2.2:

Let  $B_2^n := \{ (b_1, b_2, \dots, b_n) \mid b_i \in B_2 \}$  and

$B_2^{n*} = P(B_2^n)$  the power set of  $B_2^n$ .

$(B_2^{n*}, +, *, -)$  with '+', '\*' and '-' defined by the set-theoretic operations union, intersection and complement defines a boolean algebra.

Equivalent to the 1-dimensional case  $B_2^* (=B_4)$ , an element of  $B_2^{n*}$  (e.g. the set  $\{v_1, v_2, v_3\}$ ,  $v_i \in B_2^n$ ) can be interpreted as the alternative settings ( $v_1, v_2$  or  $v_3$ ) of a n-dimensional boolean variable. The interpretations of union and intersection are obvious. Since  $B_2^n$  contains  $2^n$  elements, a compact representation of  $B_2^{n*}$  must be found: it is given by I-Trees, a recursively defined structure composed of I-Nodes.

### Def. 2.3:

Let  $B_4^n := \{ (b_1, b_2, \dots, b_n) \mid b_i \in B_4 = \{\emptyset, 0, 1, X\} \}$

The n-dimensional vector  $v \in B_4^n$  is called I-Node

Let  $v_i = (v_{i1}, v_{i2}, \dots, v_{in})$  I-Nodes. Define the operation '\*'<sub>1</sub> : I-Node x I-Node -> I-Node by

$$v_1 *_{1} v_2 = (v_{11} *_{1} v_{21}, v_{12} *_{1} v_{22}, \dots, v_{1n} *_{1} v_{2n}).$$

I-Nodes can be mapped into elements of  $B_2^{n*}$  by a mapping F:

### Def. 2.4:

Let  $v = (v_1, v_2, \dots, v_n) \in B_4^n$

$F : B_4^n \rightarrow B_2^{n*}$  with

$\exists v_1, v_i = \emptyset \Rightarrow F(v) = \{\}$

$v_i = X \Rightarrow F(v) = \{ (v_1, \dots, v_{i-1}, 0, \dots, v_n), (v_1, \dots, v_{i-1}, L, \dots, v_n) \}$

else  $\Rightarrow F(v) = \{v\}$

It can be shown that  $F(a *_{1} b) = F(a) * F(b)$  holds if a, b are I-Nodes. Due to F's property  $F(B_4^n) \subset B_2^{n*}$  an inverse mapping cannot be defined. But let's have a look at  $B_2^{n*}$ . If  $v_1$  denotes an element of  $B_2^n$ , the elements of  $B_2^{n*}$  are  $\{\}$ ,  $\{v_1\}$  or sets of the form  $\{v_1, \dots, v_j\}$ . The latter one is equivalent to the algebraic expression  $\{v_1\} + \dots + \{v_j\}$ . Therefore, each element of  $B_2^{n*}$  can be expressed by an I-Node (e.g.  $\{\}$  by  $(\emptyset, \emptyset, \dots, \emptyset)$  or  $\{v_1\}$  by  $v_1$ ) or by an algebraic expression of I-Nodes (e.g.  $\{v_1, \dots, v_j\}$  by  $v_1 + \dots + v_j$ ). Having this in mind we define a structure representing algebraic expressions of I-Nodes.

### Def. 2.5:

An I-Tree is a recursively defined structure composed of I-Nodes and the two relations '+' and '\*'. It is an:


- i) I-Node or
- ii) I-Node \* I-Tree or
- iii) I-Tree + I-Tree

An I-Tree can be graphically represented by a tree, using following conventions (A, B  $\in$  I-Tree):

- A + B  $\Leftrightarrow$  B is brother of A
- A \* B  $\Leftrightarrow$  B is son of A
- iii) demands for a dummy root node, e.g.: root=(X, X, ..., X)

For example:

the algebraic expression  $A * (B + C + (D * E)) + F$  and its distributive form  $A * B + A * C + A * D * E + F$  is represented by the following left (right) I-Tree:



Since I-Trees are representations of algebraic expressions commutativity, associativity and distributivity holds on I-Trees too. Using distributive law each I-Tree can be transformed into a disjunctive form like

$$\sum_{i=1}^k \prod_{j=1}^l v_{ij}, \quad v_{ij} \text{ I-Nodes}$$

Due to the correspondence between the operations '+' and '\*' I-Trees can be reduced to expressions of the form

$$\sum_{i=1}^k v_i, \quad v_i \text{ I-Node}$$

Therefore, each I-Tree represents an element of  $B_2^{n*}$

$B_2^{n*}$ 's operations ('+', '\*') correspond to representations on I-Trees. Therefore, these operations could be done on I-Trees directly. While operation '+' is already defined on I-Trees the operation '\*' must be extended from I-Node x I-Tree to I-Tree x I-Tree. This can be done using distributive law. To avoid some confusion the corresponding operations are called 'merge' and 'cut', respectively (let A, B, R e I-Tree):

**Def. 2.6:**

**merge** : I-Tree x I-Tree -> I-Tree ,  
 merge(A,B) := A+B

**Def. 2.7:**

**cut** : I-Tree x I-Tree -> I-Tree ,  
 cut(A,B) := R  
 with R := FOR all leaves  $a_i$  of A  
 DO  $a_i := a_i * B$  (distributive law)

The example, given above, demonstrated that all conjunctive terms can be found as paths from the root to a leaf without regard of the representation. A path P is called **conflicting**, iff  $\exists a, b \in P, a * b = (\dots, \emptyset, \dots)$ . Since  $(\dots, \emptyset, \dots)$  is equivalent to the void set {} all conflicting paths can be removed from I-Trees. This cleanup should be made after each cut operation to keep the resulting I-Trees small.

### 3 Definition of the Connection-Operation-Graph

The Connection-Operation-Graph (CO-Graph) is the key structure used in the allocation phase. It represents the target structure as well as all operations the target is able to perform and their operation codes. The target's description level is the register-transfer structure level. It consists of the behavioural specifications of RT-modules

and a netlist, describing the interconnection of modules.

The specification of a RT-module contains information about

- the interface, e.g. inputs, outputs and their widths,
- the operations performed by the module and their corresponding control-codes and
- the timing, e.g. clock, delay-times.

Fig.3.1 shows an example of a RT-module described in MIMOLA ('%..' denotes a binary constant, the delay-times are measured in time units).

```

MODULE Alu (IN in1,in2: word;
            OUT outp: word; FCT ctr: (1:0));
BEGIN
CASE ctr OF
  %00 : outp <- in1 + in2   AFTER 10 ;
  %01 : outp <- in2 - in1   AFTER 10 ;
  %10 : outp <- in1        AFTER 5 ;
END
END;
```

Fig.3.1: Example of a MIMOLA RT-module description

Those RT-level module descriptions can be expressed by M-Graphs. A M-Graph is a directed acyclic graph, representing the module specification. It consists of a list of operation trees linked at a common root node, equivalent to the module output. Each tree represents one operation of the module and the argument inputs. Special M-Graphs are used for hardwired constants and for fields of the instruction word. An example of a M-Graph is given in fig.3.2. Some additional information, e.g. widths and timing, is attribute of the nodes and not shown.




Fig.3.2: Example of a M-Graph (see fig.3.1)

Due to the underlying model of the synchronous automaton, loadable modules (registers, memories) can be used twice per state transition: they can be read and loaded. This is reflected in our treatment by splitting registers and memories into two M-Graphs. One graph represents all load-operations, the other one all read-operations. The ports of multiport-memories are treated as separate modules.

M-Graphs are used to construct the Connection-Operation-Graph (CO-Graph). The CO-Graph is a directed

graph. It consists of the target's M-Graphs connected by directed arcs according to the interconnection structure given by the netlist. Additionally, all data sinks (registers and memories) are linked at a common node: the CO-Graph root. Via this node all M-Graphs can be accessed. An example of a target and its CO-Graph is shown in fig.3.3, and fig.3.4, respectively.




Fig.3.3: Example of a target




Fig.3.4: Equivalent CO-Graph  
(internals of M-Graphs not shown)

#### 4 The Preallocation Phase

The basic idea used here is the representation of resource allocation by I-Trees. Since the resource allocation is controlled by the instruction code (e.g. choice of ALU operations, routing through multiplexers), resource conflicts will result in instruction conflicts. Therefore, these conflicts can be mapped to I-Tree conflicts. This treatment holds if no sideeffects are present. The only sideeffects to be considered here are bus conflicts. These can be removed by special transformations on the CO-Graph.

In the preallocation phase the CO-Graph is con-

structed using the MIMOLA hardware description of the target. Additionally, some local transformations are done; e.g. insertion of commuted or conversed operation trees, generation of vias (see below) and transformations handling busses. The operation codes are now treated as assertions for the corresponding control input: the operation tree input must be supplied with the code value (or alternative values). Operations may correspond to one, more or even no assertion. Additionally, assertions are produced by the generation of vias. A via is defined by an operation, which does not modify data if the remaining argument(s) is set to a specific value (the neutral element). An example is given by 'a + 0' or by 'a AND #FF'. Fig.4.1 shows a part of the modified CO-Graph, conversed operations are not shown. Assertions are denoted by '!', the operation 'dat' is equivalent to the identity operation.




Fig.4.1: Alu's M-Graph with assertions

Next it is tried to satisfy all assertions found at the CO-Graph. Since assertions are constants to be delivered at certain module inputs, this can be done by programming the target. The corresponding instruction codes are represented by I-Trees and attached to assertion's operation trees. If more than one assertion is attached to an operation the resulting I-Tree is the out of all corresponding I-Trees. The I-Trees can be generated by the following algorithm.

```

PROCEDURE alloc_const(value,m_graph,i_tree)  [1]
BEGIN
  i_tree:={};
  CASE m_graph OF

hard_const:  [2]
  IF const_value=value
    THEN i_tree:={(X,X,...,X)};

inst_field:  [3]
  i_tree:={(X,X,..value..,X)};

OTHERWISE:
  FOR all operations of m_graph DO  [4]
  IF operation='dat/via' THEN
  BEGIN
    alloc_const(value,arg(operation),tmp);  [5]
    tmp:=cut(tmp,operation_i_tree);  [6]
    IF tmp<>{}  [7]
    THEN i_tree:=merge(i_tree,tmp);
  END
  END_CASE
END;
```

## Notes:

- 1) The algorithm must be called with the assertion value and the first M-Graph linked at the assertion node ( arg(assert\_node) ). The result is returned at i\_tree.
- 2) The M-Graph represents a hardwired constant: if it matches the value is found and a dummy I-Tree generated, otherwise the I-Tree is empty.
- 3) The M-Graph represents a field of the instruction word: the field is set to the value.
- 4) The M-Graph represents a module: all operation trees are tested.
- 5) A dat-operation is found: try to get the value recursively.
- 6) To route the value found, the correct operation must be selected: this is guaranteed by operation's I-Tree.
- 7) One version is found: merge it with previously found ones.

The algorithm assumes that the I-Trees of all reachable dat-operations are already known. Therefore, constant allocation has to be done in a certain order. Care must be taken in case of cyclic dependencies, caused by such unknown I-Trees.

The I-Trees found during the allocation are linked at their operation nodes. For all satisfied assertions the corresponding inputs are deleted. Operations with unsatisfied assertions can never be executed and are deleted too. The result is the preallocated CO-Graph. An example is shown in fig.4.2, the I-Trees are represented by [...]. The following instruction bit assignment is assumed: I.RO, I.R1, I.Mux: (.3), I.Alu: (2:1), I.Imm: (0)




Fig.4.2: Preallocated graph (only Alu shown)

## 5 The Allocation Phase

This part performs the statement allocation. It is based on a pattern matching algorithm. This algorithm tries to find all subgraphs of the preallocated CO-Graph, which are equivalent to the data-flow graph defined by the assignment to be allocated. Equivalent means: the structures must be equal, but additional dat/via-operations are allowed. Additionally, all I-Trees found at the operation nodes must be compatible. If an equivalent structure with compatible I-Trees is found, the cut of these trees represents all versions for (1-cycle) execution of the assignment. It is stated that no distinction is made between data and control effecting statements: in this sense a conditional jump is an assignment to the program counter register using a special conditional-operation. A rough description of the allocation algorithm is given below.

```
PROCEDURE alloc_assign(a_node,m_graph,i_tree) (1)
BEGIN
  i_tree:={};
  FOR all operations of m_graph DO (2)

    IF operation=a_node THEN
      BEGIN
        tmp1:={all};
        FOR all arguments of operation/a_node DO (3)
          BEGIN
            alloc_assign
              (arg(a_node),arg(operation),tmp2);
            tmp1:=cut(tmp1,tmp2); (4)
          END;
        tmp1:=cut(tmp1,operation_itree); (4)
        IF tmp1<>{} (5)
          THEN i_tree:=merge(i_tree,tmp1);
        END
      ELSE
        IF operation='dat/via' THEN (6)
          BEGIN
            alloc_assign(a_node,arg(operation),tmp1);
            tmp1:=cut(tmp1,operation_itree); (4)
            IF tmp1<>{} THEN (5)
              i_tree:=merge(i_tree,tmp1);
            END;
          END;
        END;
      END;
    END;
```

## Notes:

- 1) The algorithm is called with the assignment root and the matching M-Graph (sink node of the corresponding storage location). The result is returned at i\_tree.
- 2) Test all versions of the M-Graph for matching operations and for dat/via-operations.
- 3) A matching operation is found: test all arguments recursively.
- 4) Cut the resulting argument and operation I-Trees.
- 5) One version is found: merge it with previously found ones.
- 6) A dat/via-operation is found: try to get a matching operation recursively.

If an assignment cannot be allocated, a detailed error report, ( e.g.: "no path from ... to ...", "instruction conflict at ..." ) is generated by alloc\_assign. This error report is then used for selecting a subexpression which will be assigned to a temporary variable. The original assignment will be split into a sequence of two statements. Allocation continues for both parts recursively. Special user defined storage locations (memory cells, registers) are used as temporary variables.

## 6 The Scheduling Phase

The input to this phase is a collection of allocated assignments, which originate from a parallel block (or straight lines of those blocks). The resource allocation is represented by I-Trees. A schedule must be found, which maps the assignments into instructions. The assignments are partially ordered by the two relations 'data dependent' and 'data anti-dependent' (a formal definition can be found in [Mar85]).

**Def. 6.1:**

Let  $S_1, S_2$  be assignments.

$S_2$  is **data dependent** on  $S_1$ , iff  $S_1$  writes into a storage location, which will be read by  $S_2$

( $S_1$  produces data for  $S_2$ ).

$S_2$  is **data anti-dependent** on  $S_1$ , iff  $S_2$  overwrites a storage location still to be read by  $S_1$

( $S_2$  destroys data of  $S_1$ ).

For example:

$S_2$  data dependent  $S_1$  :

SEQBEGIN R1 := ... ; ... := R1 SEQEND

$S_2$  data anti-dependent  $S_1$  :

PARBEGIN ... := R1 ; R1 := ... PAREND

**Def. 6.2:**

Let  $S_i, S_j$  be assignments.

$GE(S_i) := \{ S_j \mid S_j \text{ data anti-dependent } S_i \}$

$S_j \in GE(S_i)$  is denoted by  $S_i \leq S_j$

$GT(S_i) := \{ S_j \mid S_j \text{ data dependent } S_i \}$

$S_j \in GT(S_i)$  is denoted by  $S_i < S_j$

The greater-than and the greater-equal relations can be interpreted in terms of schedule times. The corresponding sets are constructed for all assignments of the input collection.

**Def. 6.3:**

A collection  $C$  of assignments is called **cyclic dependent**, iff  $S_1 \leq S_2 \leq \dots \leq S_n \leq S_1$ ,  $S_i \in C$

A cyclic dependency can only be satisfied by  $S_1=S_2=\dots=S_n$ . Therefore, all cycle members must be scheduled at one instruction. This can only be done if the resulting I-Tree  $I_{cyc} = \text{cut}(I_1, \dots, I_n)$  is not empty. All cycle members are represented by  $I_{cyc}$  and treated like a single assignment. GE- and GT-sets must be updated accordingly.

Each instruction contains a set of registers and memories to be loaded and implicitly the complementary set of storages to be not loaded. The latter one is denoted by the **noop** set. To avoid unintended state transitions all members of this set must 'execute' the no-load-operation (disable writing). The corresponding instruction codes are represented by I-Trees too. Additionally, all versions to increment the program counter (including, e.g. the jump at the following instruction) are treated as a special noop. It is added to the set, if no explicit jump is present. If  $N_1, \dots, N_n$  are the I-Trees of the noop set under consideration, then  $I_{noop} = \text{cut}(N_1, \dots, N_n)$  is a precondition for all instructions to be scheduled currently.

If  $GT(S) = \{\}$  and  $GE(S) = \{\}$  holds for an assignment  $S$ ,  $S$  is **ready** (to be packed). The definition of 'ready' shows a main objective of the scheduling algorithm: the last instruction is packed first. Due to the np-completeness of the problem, the algorithm uses heuristics.

```

PROCEDURE schedule(S1, ..., Sn, inst_list); {1}
BEGIN
generate GE- and GT-sets for all Si;
handle cyclic dependencies;
REPEAT
generate common noop set {2}
for all Si with GT(Si)={};
i_tree:=cut(all I-Trees of noop set); {3}
REPEAT
Sx:=get one of Si, which is: {4}
ready, not packed, not tested;
IF cut(i_tree, Sx_itree) <> {} THEN
BEGIN
i_tree:=cut(i_tree, Sx_itree); {5}
remove Sx from all GE-sets;
END;
UNTIL all tested; {6}
cut i_tree with remaining noops; {7}
set unused busses to tristate; {8}
link i_tree at inst_list;
remove all packed Si from GT-set; {9}
reset tested flags;
UNTIL all packed;
END;

```

**Notes:**

- 1) The algorithm gets a collection of assignments and returns a sequence of instruction versions, represented by I-Trees.
- 2) Only assignments with an empty GT-set are candidates for the next instruction to be packed.
- 3) An instruction will be generated and is set up with the noop's I-Trees.
- 4) All assignments in the ready state are tested for compatibility.
- 5) A compatible assignment is found: it is added to the instruction; satisfied data anti-dependencies can be removed.
- 6) If all assignments are tested, the instruction is closed.
- 7) Some noops may be in the complement of the instruction's load set but not in the noop set. Multiport memories need a special handling.
- 8) Bus usage is a sideeffect and must be handled similar to the noops.
- 9) The preceding instruction is generated next: corresponding data dependencies are satisfied.

The example shown in fig.6.1 is based on a true hardware design (a processor constructed of AMD 29203 bit slices). Allocation and scheduling are handicapped by the use of memories with common read/write addresses. The order of scheduling depends on heuristics: if several assignments are ready, the first one is chosen (SR[2] denotes a cell with address 2 of the register bank SR, RQ is a register, [&x] denotes symbolic addresses).

**7 Results**

In this paper a retargetable compiler suited for a large class of targets is presented. In contrast to other known compilers retargetability is achieved by a pure structural description of the target. No additional information is needed. Because an error message is returned if an assignment cannot be allocated, the compiler can be used as a verifier: the behavioural target description

### Assignments at the register-transfer level:

```

PARBEGIN
SR[2] := SR[1]+SR[3] ;
SR[1] := (((RQ+SR[2])+(SR[3]+SR[2])) + RQ) +
          ((SR[3]+SR[4])+SR[2]) ;
PAREND;

```

### Sequentialization (temp.locations: SR[&1..&5]):

1st assignment:

```

BEGIN
{ 1} SR[&1] := SR[1] ;
{ 2} SR[&1] := SR[&1]+SR[3] ;
{ 3} SR[2] := SR[&1] ;
END;

```

2nd assignment:

```

BEGIN
{ 4} SR[&2] := SR[3] ;
{ 5} SR[&2] := SR[&2]+SR[2] ;
{ 6} SR[&3] := RQ+SR[2] ;
{ 7} SR[&3] := SR[&3]+SR[&2] ;
{ 8} SR[&4] := SR[3] ;
{ 9} SR[&4] := SR[&4]+SR[4] ;
{10} SR[&4] := SR[&4]+SR[2] ;
{11} SR[&5] := SR[&3]+RQ ;
{12} SR[&5] := SR[&5]+SR[&4] ;
{13} SR[1] := SR[&5] ;
END;

```

### List of the assignments, one order of packing:

Stat#	GE	GT	order
1	13	2	4
2	-	3	2
3	-	-	1 <- last instr.
4	-	5	12
5	3	7	11
6	3	7	13 <- first inst.
7	-	11	10
8	-	9	8
9	-	10	7
10	3	12	6
11	-	12	9
12	-	13	5
13	-	-	3

Fig.6.1: Example for scheduling (AMD 29203)

has to be compiled using its structural description.

The resource allocation is mapped to the handling of I-Trees: an algebraic representation of instruction word versions and their relations. This can be done because resource conflicts lead (with the exception of busses) to instruction code conflicts. Using I-Trees, all data transfer versions can be handled at once. Even in the scheduling phase the I-Tree representation is used. This results in a scheduling algorithm, which considers

versions of allocated assignments and tests them all for compatibility. Versions should not be ignored: in some cases we found more than 100 different versions for the execution of an assignment. Additionally, the scheduling algorithm handles noload-operations (disable writing) explicitly. Classical scheduling theories consider a default setting of the instruction word and ignore the problem. In reality this can be done only for a limited class of processors: e.g. this does not hold for all processors using the AMD 2910 sequencer.

The compiler is implemented as one tool of the MIMOLA Design System. Machine code was generated for many designs. Compilation rates about 10 to 1 generated instructions per second are achieved. This even holds for complex designs. For example, the CO-Graph of such a design [Kle86] consists of 66 M-Graphs with 233 operation trees.

### 8 References

- [J6M87] R.J6hnik, P.Marwedel: MIMOLA Language Reference Manual, Language Version 3.4, report of the Institut für Informatik und Praktische Mathematik, University of Kiel, 1987
- [Kle86] M.Klein: Entwurf eines mikroprogrammierbaren Coprozessors für die effiziente Abwicklung von Algorithmen des logischen Entwurfs, dipl.thesis, Fachbereich Elektrotechnik, University of Kaiserslautern, 1986
- [Mal78] P.W.Mallett: Methods of Compacting Microprograms, Ph.D.thesis University of Southwestern Louisiana, Lafayette, 1978
- [Mar84] P.Marwedel: A Retargetable Compiler For A High-Level Microprogramming Language, ACM SIGMICRO Newsletter, Vol.15, No.4, 1984, p.267-274
- [Mar85] P.Marwedel: Ein Software-System zur Synthese von Rechnerstrukturen und zur Erzeugung von Mikrocode, habilitation thesis and report of the Institut für Informatik und Praktische Mathematik, University of Kiel, 1985, 197 pages
- [Mar87] P.Marwedel: On the Use of Hierarchies in the MIMOLA Hardware Design System, proceed. COMP EURO 87, Hamburg, 1987, p.944-948
- [MuV83] R.A.Mueller, J.Varghese: Flow Graph Machine Models in Microcode Synthesis, 16th Annual Microprogramming Workshop (MICRO-16), 1983 p.159-167
- [MVA84] R.A.Mueller, J.Varghese, V.H.Allan: Global Methods in the Flow Graph Approach to Retargetable Microcode Generation, 17th Ann. Microprogramming Workshop (MICRO-17), 1984 p.275-284
- [Veg82] S.R.Vegdahl: Local Code Generation and Compaction in Optimizing Microcode Compilers, Ph.D.thesis, report CMU-CS-82-153, Carnegie-Mellon University, Pittsburgh, 1982
- [Veg82a] S.R.Vegdahl: Phase Coupling and Constant Generation in an Optimizing Microcode Compiler, 15th Annual Microprogramming Workshop (MICRO-15), 1982, p.125-133
- [Veg83] S.R.Vegdahl: A New Perspective on the Classical Microcode Compaction Problem, SIGMICRO Newsletter, Vol.14, 1983, p.11-14