# **Exploiting Conditional Instructions in Code Generation for Embedded VLIW Processors**

Rainer Leupers\*

University of Dortmund Dept. of Computer Science 12 44221 Dortmund, Germany

email: leupers@ls12.cs.uni-dortmund.de

Abstract— This paper presents a new code optimization technique for a class of embedded processors. Modern embedded processor architectures show deep instruction pipelines and highly parallel VLIW-like instruction sets. For such architectures, any change in the control flow of a machine program due to a conditional jump may cause a significant code performance penalty. Therefore, the instruction sets of recent VLIW machines offer support for branch-free execution of conditional statements in the form of so-called conditional instructions. Whether an if-then-else statement is implemented by a conditional jump scheme or by conditional instructions has a strong impact on its worst-case execution time. However, the optimal selection is difficult particularly for nested conditionals. We present a dynamic programming technique for selecting the fastest implementation for nested if-then-else statements based on estimations. The efficacy is demonstrated for a real-life VLIW DSP. 1

#### 1 Introduction

A major goal of current research efforts in the area of code generation for embedded processors is to overcome the insufficient code quality of current DSP compilers, which still makes time-consuming assembly-level programming of DSP software essential [1]. Traditionally, DSPs have been mainly used for implementation of data flow dominated applications. Consequently, much of the recent work on code optimization for DSPs has focussed on data flow graphs, e.g., [2, 3, 4, 5, 6]. However, automotive applications and telecom protocol functions also require a significant amount of control functionality to be implemented by DSPs. Effective compilation techniques are particularly important for control dominated applications, since usually no assembly code library support is available for control functions.

The source code of control dominated applications typically contains a large number of if-then-else (ITE) statements. Classical compiler technology uses conditional jumps for implementation of ITE statements. However, the presence of many conditional jumps has a negative impact on code performance in particular for deeply pipelined and

highly parallel VLIW-like processors. Therefore, an alternative architectural support for ITE statements, called *conditional instructions*, have been implemented in several recent embedded processors. Such instructions may implement ITE statements without altering the control flow in a machine program, i.e. without modifying the program counter.

In this paper, we present a technique for optimized implementation of nested ITE statements for a class of VLIW processors. Since embedded applications mostly have to meet real-time constraints, the goal is to minimize the *worst-case execution time* of a (control dominated) software function. This is performed by appropriately selecting either a conditional jump or a conditional instruction based implementation scheme for each ITE statement.

The structure of the paper is as follows: Section 2 gives an introduction to conditional instructions and their use in machine programs. Section 3 describes the alternative implementation schemes for ITE statements using conditional jumps and conditional instructions. Sections 4 and 5 describe the proposed two-pass optimization technique. In section 6, we provide experimental results for a recent VLIW DSP, the TI C62xx. Finally, section 7 gives conclusions.

#### 2 Conditional instructions

A conditional instruction "[C] I" consists of a Boolean condition C and a "regular" machine instruction I, e.g., an arithmetic operation, a register move, or a jump. Instruction I is executed, if and only if the C evaluates to true at the point of time when the control flow in a machine program reaches I. Otherwise, instruction I behaves like a no-operation. The condition C is stored in a machine register R. By definition, C is false if R=0, and true otherwise. The notation "[!C] I" denotes a conditional instruction with a *negated* condition,

Several recent VLIW-like architectures, such as the Texas Instruments C62xx or the Philips Trimedia TM1000, show full support for conditional instructions. Also the next generation of 64-bit Intel processors will be equipped with this feature [8]. For such machines, the decision of whether to implement an ITE statement by conditional jumps or by conditional instruction execution has a large impact on code quality in terms of worst-case execution time. In the follow-

<sup>\*</sup>The author acknowledges the support by HP EEsof

<sup>&</sup>lt;sup>1</sup>Publication: DATE '99, Munich, Germany, March 1999, ©EDAA

ing, we denote these two schemes by c-jump and c-exec.

Using c-exec instead of c-jump may increase the code performance by a twofold effect: Due to control hazards in the instruction pipeline, execution of jump instructions usually causes a *jump penalty*, i.e., the pipeline needs to be stalled for some machine cycles. This problem is avoided if conditional instructions are used, because these do not alter the control flow in a program. In turn, this leads to larger branch-free (basic) blocks in the program, which give higher opportunities for parallelization of instructions. On the other hand, using c-exec may also degrade performance due to resource contentions.

Previous work on exploiting conditional instructions during compilation [9, 10] is primarily based on estimated execution times only for *single basic blocks*. Furthermore, focus has been on minimizing the *average* execution time. In contrast, our technique estimates the *worst-case* execution time, which is more relevant for real-time applications, and it handles complete (possibly nested) ITE statements with multiple blocks at a time.

## 3 ITE implementation schemes

This section presents and analyzes the different implementation schemes used in our approach. Both for c-jump and cexec two cases have to be considered, depending on whether or not ITE statements are nested.

#### 3.1 c-jump

Let  $S = (cond, B_T, B_E)$  be an ITE statement, where  $B_T$  and  $B_E$  are basic blocks. The standard replacement scheme using conditional jumps is:

The condition is evaluated into a register c, and dependent on its value, either  $B_T$  or  $B_E$  get executed. Then, control flow joins at the next instruction after S.

Let T(B) denote the time to execute a basic block B, and let J be the (machine-dependent) jump penalty. If the conditional jump is taken (i.e., condition c is true) then the execution time for the ITE statement S is  $T_1(S) = J + T(B_T)$ . If the jump is not taken, then two jump instructions are executed, and the time is  $T_2(S) = 2 \cdot J + T(B_E)$ . The worst-case execution time (neglecting the time for condition evaluation) is  $T(S) = \max(T_1(S), T_2(S))$ .

#### **3.2** c-exec

For a non-nested ITE statement  $S = (cond, B_T, B_E)$ , the **c-exec** implementation scheme looks as follows:

```
\begin{array}{ccc} & \texttt{c} := \texttt{evaluate(cond)} \\ [\texttt{c}] & B\_T \\ [\texttt{!c}] & B\_E \end{array}
```

The notation "[c] B" denotes the conditional execution of all instructions in a block B. The worst-case execution time when using **C-exec** is  $T(S) = T(B_T \circ B_E)$ , where " $\circ$ " denotes the concatenation of blocks. In total, **C-exec** leads to a shorter worst-case execution time than **C-jump**, exactly if

$$T(B_T \circ B_E) < \max(J + T(B_T), 2 \cdot J + T(B_E))$$

Note that, in VLIW processors,  $T(B_T \circ B_E)$  is frequently much less than  $T(B_T) + T(B_E)$ , because the instructions in  $B_T$  and  $B_E$  may be partially executed in parallel. On the other hand it is obvious that **c-exec** is not guaranteed to be the fastest alternative in any case.

#### 3.3 c-jump with precondition

The above c-jump and c-exec implementation schemes are in general only valid for innermost ITE statements, where the then and else blocks are basic blocks. However, in general we have to cope with nested ITE statements. As shown above, the c-exec scheme requires that the then and else blocks  $B_T$ and  $B_E$  of ITE statement S be executed dependent on a condition c. In this case, we say that the statements in  $B_T$  and  $B_E$  have c as a precondition. If some statement S' in  $B_T$  or  $B_E$  is an assignment or a jump, we can simply attach the precondition c to S' by forming a conditional instruction "[c] S'". However, if S' in turn is an ITE statement  $(c', B'_T, B'_E)$ , then both  $B'_T$  and  $B'_E$  must not be executed if precondition c is false, independent of the value of c'. Thus, in order to retain the correct program behavior, preconditions have to be propagated to the inner ITE statements. This requires the following generalized implementation schemes.

Let  $S = (cond, B_T, B_E)$  be an arbitrary ITE statement, and let p be the precondition of S. Then, the following c-jump implementation scheme is used.

The whole statement S must only be executed if p is true. The condition for executing  $B_T$  is  $p \wedge cond$ , while  $B_E$  must be executed exactly if  $p \wedge NOT(cond)$  is true. After execution of the conditional instruction "[!p] c = 0", the condition register c contains the value of  $p \wedge cond$ . If this value is true, then a jump to  $B_T$  is taken, and  $B_T$  is executed unconditionally. If the jump is not taken, then either p or cond are false. By propagating p as a precondition to  $B_E$  it is guaranteed, that  $B_E$  is executed if and only if  $p \wedge NOT(cond)$  is true.

#### 3.4 c-exec with precondition

Alternatively, a C-exec scheme can be used, in which case the implementation scheme is the following:

```
C source
                                    c-jump only
   if (a > 10)
{ d = b + c;
if (d > 13)
                                    cmpgt a,10,R1
                                   jmp L1
add f,g,h
        h = d + e;
                                   add b,c,d
cmpgt d,13,R2
                           T.1:
                                    sub d,e,i
jmp L2
                           L3:
L2:
                                    add d,e,h
     h = f + g;
                               mixed
c-exec only
       cmpgt a,10,R1
                                      cmpgt a,10,R1
[R1]
       add b,c,d
cmpgt d,13,R2
                              [R1]
                                      jmp L1
add f,g,h
[R1]
[R1]
       not R2,R3
                                      add b,c,d
cmpgt d,13,R2
[!R1] mov 0.R2
                              T.1:
[!R1] mov 0,R3
[R2]
      add d,e,h
                              [R2]
                                      add d,e,h
                              [!R2] sub d,e,i
       sub d,e,i
```

Figure 1: Illustration of the c-jump and c-exec ITE implementation schemes

```
[p] c := evaluate(cond)
[p] d := !c
[!p] c := 0
[!p] d := 0
[c] B_T
[d] B_E
```

The correctness of this scheme follows by a similar argumentation as for **c-jump**. Both schemes are exemplified in fig. 1 using a sequential assembly syntax.

We now consider how the fastest implementation scheme can be selected for each ITE statement. Obviously, the execution time for an ITE statement  $S=(cond,B_T,B_E)$  depends on the execution times for  $B_T$  and  $B_E$ . In turn, these depend on the ITE implementation versions selected for the ITE statements inside  $B_T$  and  $B_E$ . However, also a converse dependence exists, since the execution times for  $B_T$  and  $B_E$  depend on the implementation version for S itself: As can be seen in the generalized implementation schemes, both c-jump and c-exec may require some  $setup\ code$ , which contributes to the total execution time. This setup code consists of additional instructions required to compute preconditions for  $B_T$  and  $B_E$  (excluding the code for evaluating the ITE condition itself). For instance, c-exec with precondition has three setup instructions:

$$[p]$$
 d := !c,  $[!p]$  c := 0,  $[!p]$  d := 0

Since the amount of setup code is different for c-jump and c-exec, the execution times for ITE statements inside  $B_T$  and  $B_E$  depend on the implementation of S. Especially for small blocks, that consist of very few instructions, the execution time overhead due to the setup code must not be neglected in order to achieve accurate estimations. This means, that the fastest implementation version for each ITE statement cannot be decided locally, but that information must be passed both bottom-up and top-down through different ITE nesting levels. We therefore use a two-pass dynamic programming technique described in the following two sections. In the first (bottom-up) pass, a cost estimation table is computed

for each ITE statement. The tables are used in the second (top-down) pass to select the fastest implementation for the ITE statements at each level.

## 4 Cost table computation

**Setup costs:** The *setup cost* of an ITE statement S is defined as the number of instructions in the setup code in the implementation of S. The setup cost is a constant implied by the chosen implementation scheme and the existence of a precondition for S. Thus, it can be determined by table lookup. Table 1 shows the setup  $costs^2$  for the implementation schemes shown in sections 3.1 to 3.4 and defines a notation for each case.

	c-jump	c-exec
precondition: no	$N_{c-jump} = 0$	$N_{c-exec} = 0$
precondition: yes	$P_{c-jump} = 1$	$P_{c-exec} = 3$

Table 1: Simplified setup cost table

**Statement blocks:** Let  $B=(s_1,\ldots,s_n)$  be a block of statements. We denote the estimated costs of B by  $T^P(B)$  (if B has a precondition) and  $T^N(B)$  (if B has no precondition), respectively. The costs of a block B are defined as the sum of the costs  $T^P(s_i)$  or  $T^N(s_i)$  of all statements  $s_i$  in B. If statement  $s_i$  is an assignment or an unconditional jump, then we set  $T^P(s_i)=T^N(s_i)=1$ , because the execution time of an assignment or a jump instruction does not depend on whether the instruction is conditional. Otherwise,  $s_i$  is in turn an ITE statement  $s_i=(c,B_T,B_E)$ , in which case the costs of the two alternatives **C-jump** and **C-exec** must be estimated.

**c-jump scheme:** Since we compute the cost tables bottomup, the cost values for the blocks  $B_T$  and  $B_E$  are already known when the costs for  $s_i$  are estimated. If we implement  $s_i$  by **c-jump** and  $s_i$  has no precondition, then both  $B_T$  and  $B_E$  have no precondition, and we estimate the worst-case execution time by (J is the jump penalty, cf. section 3.1):

$$T_{c-jump}^{N}(s_i) = N_{c-jump} + \max(J + T^{N}(B_T), 2 \cdot J + T^{N}(B_E))$$

where  $T^N(B_T)$  (the cost of the fastest implementation of  $B_T$  in absence of a precondition) is given as

$$T^{N}(B_{T}) = \min(T_{c-jump}^{N}(B_{T}), T_{c-exec}^{N}(B_{T}))$$

and analogously for  $T^N(B_E)$ . If  $s_i$  has a precondition, then, according to the implementation scheme from section 3.3, the else block  $B_E$  also has a precondition, while  $B_T$  has none. Thus, we obtain

$$T_{c-jump}^{P}(s_i) = P_{c-jump} + \max(J + T^N(B_T), 2 \cdot J + T^P(B_E))$$
 with

$$T^{P}(B_{E}) = \min(T^{P}_{c-jump}(B_{E}), T^{P}_{c-exec}(B_{E}))$$

<sup>&</sup>lt;sup>2</sup>Actually, a larger setup cost table with two further dimensions is required: First, if an ITE statement has an empty else block, then the c-jump and c-exec schemes are slightly different, and so are the setup costs. Second, the setup costs depend on whether the target processor directly supports negated conditions.

The estimation functions  $T^N_{c-exec}$  and  $T^P_{c-exec}$  are defined in the following.

**c-exec scheme:** If  $s_i$  is implemented by **c-exec**, then the blocks  $B_T$  and  $B_E$  are effectively concatenated to form a single "large" block. Therefore, we need to estimate the parallelization of the instructions in  $B_T$  and  $B_E$ . For this purpose, we incorporate a machine-dependent parameter Kthat reflects the available instruction-level parallelism, and which has to be determined empirically. The use of K is based on the following observation: If there is a large difference in the estimated execution times of  $B_T$  and  $B_E$ , say  $T(B_T) \gg T(B_E)$ , then it is likely that  $B_E$  will almost completely fit into instruction slots not occupied by computations from  $B_T$ , so that  $T(B_T \circ B_E)$  is only slightly larger than  $T(B_T)$ . This can be modeled by subtracting a fraction of  $T(B_T)$  from  $T(B_T) + T(B_E)$ . Furthermore, the possible parallelization of  $B_T$  and  $B_E$  is inversely related to the nesting level  $L(s_i)$  (with L(s) := 1 for any innermost ITE statement s) of statement  $s_i$ , because the size of blocks  $B_T$  and  $B_E$  tends to grow with  $L(s_i)$ , leading to more resource contentions between the blocks. For estimating the times for  $B_T$  and  $B_E$ , we use the  $T^P$  values as defined in section 4, since in the c-exec scheme both blocks have to be executed under a precondition. Summarizing, a useful estimation is

with 
$$T(B_T \circ B_E) = M + m - z$$
 with 
$$M = \max(T^P(B_T), T^P(B_E))$$
 
$$m = \min(T^P(B_T), T^P(B_E))$$
 
$$z = \min(\frac{K}{L(s_i)} \cdot M, m)$$

The "min" in the latter formula ensures that  $T(B_T \circ B_E)$  is never estimated less than M. Like for c-jump, we compute two cost estimations for C-exec, again dependent on the presence of a precondition:

$$T_{c-exec}^{N}(s_i) = N_{c-exec} + M + m - z$$
$$T_{c-exec}^{P}(s_i) = P_{c-exec} + M + m - z$$

## 5 Implementation selection

After bottom-up cost table computation, each ITE statement has been annotated with the four values  $T_{c-jump}^N$ ,  $T_{c-jump}^P$ ,  $T_{c-jump}^N$ ,  $T_{c-exec}^N$ , and  $T_{c-exec}^P$ . In a top-down pass, we can now select the best implementations for each ITE statement, starting from the "root" statement  $S^* = (cond, B_T, B_E)$ . When selecting the implementation for  $S^*$ , we can exploit the fact, that  $S^*$  cannot have a precondition, since it is the outermost ITE statement. Therefore, we just need to compare the values  $T_{c-jump}^N(S^*)$  and  $T_{c-exec}^N(S^*)$ . Suppose,  $T_{c-jump}^N(S^*) < T_{c-exec}^N(S^*)$ . Then, c-jump is the faster implementation. Furthermore, from the implementation scheme in section 3.1 we know that  $B_T$  and  $B_E$  will have no precondition. Thus, for all ITE statements in  $B_T$  and  $B_E$ , we again only need to compare the  $T_{c-jump}^N$  and  $T_{c-exec}^N$  values in order to decide

source	# ITE	nest.	size
adapt_quant	4	3	16
adapt_predict1	3	1	29
adapt_predict2	6	2	44
diff_comp	2	1	22
outp_conv	4	2	34
code_adj1	5	5	19
code_adj2	17	9	86
code_adj3	17	5	95
detect_pos	7	3	45
find_mv	4	4	45

Table 2: Characteristics of tested C source codes

on the best implementation. From this decision, we in turn know which values need to be compared for the ITE statements at the next lower level. Conversely, if  $T^N_{c-jump}(S) \geq T^N_{c-exec}(S)$ , we prefer the c-exec version for S, so that  $B_T$  and  $B_E$  have a precondition. Then, for all ITE statements in  $B_T$  and  $B_E$ , we only need to compare the  $T^P_{c-jump}$  and  $T^P_{c-exec}$  values in order to select the best implementation.

In each step of the top-down pass, the fastest implementation for an ITE statement  $S = (cond, B_T, B_E)$  is decided. In turn, this decision makes the presence or the absence of a precondition for  $B_T$  and  $B_E$  known. This information is exploited at the next lower level, and the process is continued down to the innermost ITE statements. The complete optimization procedure is illustrated in fig. 2.

Since in both the bottom-up and the top-down pass each ITE statement is visited only once, the total runtime of the dynamic programming technique is linear in the number of ITE statements.

## **6** Experimental results

We have evaluated the proposed optimization technique for a TI C62xx [7], a fixed-point VLIW DSP that issues up to 8 instructions per cycle. We have compared the worst-case execution times of code generated by our technique to the code generated by the TI C6x ANSI-C compiler. For experimentation, we have compiled 10 control-intensive pieces of ANSI-C code extracted from the ADPCM transcoder "g721.c" included in the DSPStone benchmark suite [1] and from an ANSI-C MPEG package. Table 2 shows the characteristics (number of ITE statements, maximum nesting level, number of statements in the intermediate representation) of the code fragments we have tested.

In order to determine the net effect of our optimization technique, we have used the following methodology: The C source code was first compiled by an ANSI C frontend into an intermediate representation (IR). The IR essentially consists of three-address code, but originally retains all source-level ITE statements. On the IR we have applied the presented technique to replace all ITE statements by (conditional) assignments and jumps. From the modified IR, we have generated symbolic sequential C62xx assembly code. This sequential code has been processed by the TI assembly optimizer, that performs register allocation, and scheduling




Figure 2: Illustration of the optimization procedure for a nested ITE statement

of the symbolic sequential assembly while using the same code generation techniques as the TI C6x C compiler. For the dynamic programming technique, we have set the jump penalty  $^3$   $^3$  to a value of 4, while for the parallelism parameter  $^4$  (see section 4) we empirically found a value of 3 most appropriate. The code generated in this way has been compared to the code that was directly generated through the TI C compiler. The worst-case execution times (in instruction cycles) are shown in table 3.

source	c-jump	c-exec	opt	TI
adapt_quant	21	11	11	15
adapt_predict1	12	13	13	13
adapt_predict2	26	21	22	27
diff_comp	9	12	12	10
outp_conv	26	30	24	21
code_adj1	32	23	23	30
code_adj2	57	173	49	51
code_adj3	39	244	30	41
detect_pos	28	27	27	29
find_mv	27	30	30	28

Table 3: Experimental results: worst-case execution time

Columns 2 and 3 show the execution times when using the c-jump and c-exec schemes only, respectively. Column 4 shows the results for optimized ITE implementation, and column 5 gives the corresponding results for the TI C compiler. In most cases, our technique was able to generate faster code. In a few cases, due to inaccuracies in the estimations, the "optimized" solutions computed by dynamic programming are worse than the pure c-jump or c-exec solutions. However, the two larger and deeply nested examples ("code\_adj2" and "code\_adj3") indicate that exclusively using either c-jump or c-exec is not a good approach, but that the optimum in general is located somewhere in between.

#### 7 Conclusions

This paper has presented a new optimization technique for mapping control-intensive programs to embedded VLIW processors. The technique makes use of conditional instructions and aims at globally selecting the fastest ITE implementations across all nesting levels. Its efficacy has been demonstrated for a recent VLIW DSP. Since the optimization is guided by machine-dependent parameters, we expect that comparable results can be achieved for similar VLIW machines. The dynamic programming technique is not affected by the replacement of the cost estimation functions. Therefore, the simple and fast estimation techniques presented here might be substituted in the future by more accurate and time-intensive procedures that exploit schedulability information.

### References

- V. Zivojnovic, J.M. Velarde, C. Schläger, H. Meyr: DSPStone A DSP-oriented Benchmarking Methodology, Int. Conf. on Signal Processing Applications and Technology (ICSPAT), 1994
- [2] B. Wess: Automatic Instruction Code Generation based on Trellis Diagrams, IEEE Int. Symp. on Circuits and Systems (ISCAS), 1992, pp. 645-648
- [3] G. Araujo, S. Malik, M. Lee: Using Register Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures, 33rd Design Automation Conference (DAC), 1996
- [4] D. Lanneer, M. Cornero, G. Goossens, H. De Man: Data Routing: A Paradigm for Efficient Data-Path Synthesis and Code Generation, 7th Int. Symp. on High-Level Synthesis (HLSS), 1994, pp. 17-21
- [5] C. Liem, T. May, P. Paulin: Instruction-Set Matching and Selection for DSP and ASIP Code Generation, European Design and Test Conference (ED & TC), 1994, pp. 31-37
- [6] A. Timmer, M. Strik, J. van Meerbergen, J. Jess: Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores, 32nd Design Automation Conference (DAC), 1995, pp. 593-598
- [7] Texas Instruments: TMS320C62xx CPU and Instruction Set Reference Guide, URL http://www.ti.com/sc/c6x, 1997
- [8] W. Hwu: Introduction to Predicated Execution, IEEE Computer, Jan. 1998, pp. 49-50
- [9] J.R. Allan, K. Kennedy, C. Porterfield, J. Warren: Conversion of control dependence to data dependence, 10th ACM Symp. on Principles of Programming Languages, 1983
- [10] S.A. Mahlke, D.C. Lin, W.Y. Chen, et al.: Effective Compiler Support for Predicated Execution Using the Hyperblock, 25th Ann. Symp. on Microarchitecture (MICRO-25), 1992

 $<sup>^3</sup>$ The TI C62xx has 5 branch delay slots. However, the value of J was chosen smaller, since sometimes the delay slots are filled with useful instructions, resulting in a lower average jump penalty.