ARTIST2 Summer School 2008 in Europe Autrans (near Grenoble), France September 8-12, 2008

# Memory-architecture aware compilation

### Lecturers: Peter Marwedel, Heiko Falk Informatik 12 TU Dortmund, Germany



-1-

http://www.artist-embedded.org/

arturt





### The Problem with Memories

Memories?



Oops! Memories!



- 1. Increasing speed gap
- 2. Major consumer of electrical energy
- 3. Timing predictability difficult to achieve
- 4. ...

Or: Why work on processors if memory is where the bottleneck is?





### Trends for the speeds

Speed gap between processor and main DRAM increases

artirt



Similar problems also for embedded systems & MPSoCs

Memory access times
 processor cycle times
 (today: e.g. 100 x)
 "Memory wall"
 problem;
 uniform memory
 access a myth



- 3 -

[P. Machanik: Approaches to Addressing the Memory Wall, TR Nov. 2002, U. Brisbane]

### Importance of Energy Efficiency

artirt



O. Vargas (Infineon Technologies): Minimum power consumption in mobile-phone memory subsystems; Pennwell Portable Design - September 2005;



### Dependency on the size



artist



# **Timing Predictability**

Many embedded systems are real-time systems

οπιπ

computations to be finished in a given amount of time

Most memory hierarchies (e.g. caches) for PC-like systems designed for good average case, not for good worst case behavior.



Worst case execution time (WCET) larger than without cache

G.721: using unified Cache@ARM7TDMI

See later slide for experimental setup



Vision

Multiple objectives.

artirt

### What are optimizing compilers actually optimizing for? What is their cost model? @





## Integration of various optimizations into framework

Memory Aware Compilation and Simulation Framework (for C) MACC



[M. Verma, L. Wehmeyer, R. Pyka, P. Marwedel, L. Benini: Compilation and Simulation Tool Chain for Memory Aware Energy Optimizations, *Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS VI)*, 2006].

MACC still under development; Tools for specific optimizations exist @

artist



### **Related Work**

- Optimizations exploiting burst mode for SDRAMs, using loop unrolling and architecture description language EXPRESSION (Dutt, Srivastava; UC Irvine)
- Smart linker (K. De Bosschere et al., U. Ghent)
- Architecture description language ArchC (G. Araujo, U. Campinas)
- Work on scratchpad optimizations (M. Kandemir, Penn State U.; R. Barua, U. Maryland; Egger+Lee, SNU; IMEC; Marwedel et al., TU Dortmund)

Existing work covers only some of the aspects



### What we have done: Optimizations for Scratch Pad Memories (SPM)

SPMs are small, physically separate memories mapped into the address space;

artirt

Selection is by an appropriate address decoder (simple!)





Example

ARM7TDMI cores, wellknown for low power consumption



#### SPMs are fast, energy-efficient, timing-predictable



### Predictability and scratch-pad memories

... pre-run-time scheduling is often the only practical means of providing predictability in a complex system.

[J. Xu, D. Parnas: On satisfying timing constraints in hard real-time systems, *IEEE Trans. Soft. Engineering*, 1993, p. 70–84]

... In essence, we must reinvent computer science. Fortunately, we have quite a bit of knowledge and experience to draw upon. Architecture techniques such as **software-managed caches** promise to deliver much of the benefit of memory hierarchy without the timing unpredictability.

[Ed Lee: Absolutely Positively on Time: What would it take?, *IEEE Computer*, 2005]



- 11 -

### Comparison of currents using measurements

### E.g.: ATMEL board with ARM7TDMI and ext. SRAM

artirt





Even larger savings in terms of energy.



### Why not just use a cache ?

1. Timing predictability

ortist

- 2. Hardware complexity
- 3. Energy consumption (in tags, comparators and muxes)





# Migration of data and instructions - Global optimization model -



arturt

Which object (array, loop, etc.) to be stored in SPM?

# Non-overlaying memory allocation:

Gain  $g_k$  & size  $s_k$  for each object k.

Maximise gain  $G = \Sigma g_k$ , respecting size of SPM SSP  $\geq \Sigma s_k$ .

Solution: Knapsack algorithm.

### **Overlaying allocation:**

Moving objects back and forth between hierarchy levels



# A first, non-overlaying approach for functions and global variables



Measured processor / external memory energy + CACTI values for SPM (combined model)

artin

Extensions to smaller code blocks, stacks and heaps exist



### Using these ideas in a pre-pass tool

artirt

Source is split into 2 different files by specially developed memory optimizer tool \*. main mem. src



\*Built with tool design suite ICD-C available from ICD (see www.icd.de/es)

Information Society

# Non-overlaying allocation problematic for multiple hot spots © Overlaying allocation



artir

- Effectively results in a kind of compilercontrolled overlays for SPM
- Address assignment within SPM required



- 17 -

### Overlaying allocation by Verma et al. (1)



artirt

Based on control flow graph.

[M.Verma, P.Marwedel: Dynamic Overlay of Scratchpad Memory for Energy Minimization, *ISSS*, 2004]



## Overlaying allocation by Verma et al. (2)



artirt

SPILL\_STORE(A); SPILL\_LOAD(C);

*Global* set of ILP equations reflects cost/benefit relations of potential copy points

SPILL\_LOAD(A);

Code handled like data



# Runtime/energy reduction with respect to non-overlaying ("static") allocation

artirt



# Multi-process Scratchpad Allocation: Hybrid Context Switch



arturt

Process P3

Scratchpad

- Saving/restoring required for shared area
- Optimization of sizes published by Verma



- 21 -

### Multi-process Scratchpad Allocation: Results

Hybrid approach superior to using only exclusively allocated or only shared areas

artist

edge detection, adpcm, g721, mpeg



### Dynamic set of applications

- 2 steps: compile-time analysis & runtime decisions
- No need to know all applications at compile-time
- Capable of managing runtime allocated memory objects
- Integrated with an embedded OS

arturt



## Dynamic set of applications: Comparison of SPMM to Caches

- Baseline: Main memory only
- SPMM peak energy reduction by 83% at 4k Bytes scratchpad
- Cache peak: 75% at 2k 2-way \$
- Application: sorting

artirt

SPM Size	Δ 4-way	20
1024	74,81%	and in
2048	65,35%	
4096	64,39%	, 505
8192	65,64%	
16384	63,73%	



- SPMM outperforms caches
- OS and libraries not considered yet
- Chunk allocation results:

- 24 -

Information Society

# Scratch-pad/tightly coupled memory based predictability

Time-triggered, statically scheduled operating systems

Let's do the same for the memory system

arturt

Are SPMs really more timing predictable?

The ait timing analyzer



### Architectures considered

ARM7TDMI with 3 different memory architectures:

Main memory
 LDR-cycles: (CPU,IF,DF)=(3,2,2)
 STR-cycles: (2,2,2)
 \* = (1,2,0)

artirt

- Main memory + unified cache
   LDR-cycles: (CPU,IF,DF)=(3,12,6)
   STR-cycles: (2,12,3)
   \* = (1,12,0)
- Main memory + scratch pad LDR-cycles: (CPU,IF,DF)=(3,0,2) STR-cycles: (2,0,0)
   \* = (1,0,0)



### **Results for G.721**



#### Yes, they are clearly more timing predictable!

artirt

- L. Wehmeyer, P. Marwedel: Influence of Onchip Scratchpad Memories on WCET: 4th Intl Workshop on worst-case execution time analysis, (WCET), 2004
- L. Wehmeyer, P. Marwedel: Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software, *Design Automation and Test in Europe (DATE)*, 2005



- 27 -



- Integration of timing models into compilation & optimization process.
- Tight coupling of WCET analyzer aiT into WCC's backend.



- 28 -

## Imported WCET Data & Flow Facts in WCC

### Most important WCET data imported into WCC:

• WCET<sub>EST</sub> of the entire program

artir

- WCET<sub>EST</sub> of each single basic block
- Worst-Case execution frequencies of each CFG edge

### **Flow Fact Annotation within WCC:**

- Annotation of e.g. loop iteration bounds directly in C source code: \_\_Pragma( "loopbound min 10 max 10");
- Since compiler optimizations may restructure loops and thus their annotated bounds, WCC automatically keeps Flow Facts consistent during all applied optimizations.



# Problems during WCET<sub>EST</sub> Minimization

### The Worst-Case Execution Path (WCEP):

arturt

- WCET of a program P = length of longest execution path of P (WCEP)
- To minimize *P*'s WCET<sub>EST</sub>, optimizations must exclusively focus on those parts of *P* lying on the WCEP.
- Optimization of parts not lying on the WCEP don't reduce WCET<sub>EST</sub> at all!
- Optimization strategies for WCET<sub>EST</sub> Minimization must have detailed knowledge about the WCEP.
- Turing optimization, the WCEP may switch within the CFG



# **Graph Colouring Register Allocation**

- **1. Initialisation:** Build Interference Graph G = (V, E) with  $G = \{virtual registers\} \cup \{K \text{ physical processor registers}\}, e = \{v, w\} \in E \Leftrightarrow VREGs v \text{ and } w \text{ may never share the same PHREG, i.e. } v \text{ and } w \text{ interfere}}$
- **2.** Simplification: Successively remove all  $v \in V$  with deg. < *K*; push each *v* onto stack *S*
- **3. Spilling:** After step 2, each node of *G* has degree  $\ge K$ . Select one  $v \in V$ ; mark *v* as *potential spill*; remove *v* from *V*; push *v* onto stack *S*
- 4. Repeat steps 2 and 3 until  $G = \emptyset$ .

οπιπ

[A. W. Appel, Modern compiler implementation in C, 1998]



### Problem of Standard Graph Colouring

**3. Spilling:** After step 2, each node of *G* has degree  $\ge K$ . Select one  $v \in V$ ; mark *v* as *potential spill*; remove *v* from *V*; push *v* onto stack *S* 

Which node v should be selected as potential spill?

Graph colouring implementations heuristically select ...

... either some arbitrary node or ...

... the node with highest degree or ...

... a node in some inner loop.

οπιπ

Uncontrolled spill code generation – potentially along Worst-Case Execution Path (WCEP) defining the WCET!



# A Chicken-Egg Problem

### A WCET-aware Register Allocator...



- ...relies on WCET data provided by WCET analysis
- ...but can't obtain WCET data since code containing virtual registers is not analysable!

### The Way out:

orturt

- Start by spilling each VREG onto stack
   code is fully analysable
- Perform WCET analysis, get WCEP P
- Allocate VREGs of that basic block *b* ∈ *P* with most worstcase spill code executions to PHREGs using standard GC
- Recompute WCEP



### Results – WCET<sub>EST</sub> Reductions

artirt



### **Other WCET-aware Optimizations**

- WCET-aware Procedure Cloning & Positioning
   [Lokuciejewski, Falk et al., "WCET-Driven, Code-Size Critical Procedure Cloning", SCOPES 2008.]
   [Lokuciejewski, Falk et al., "WCET-driven Cache-based Procedure Positioning Optimizations", ECRTS 2008.]
- WCET-aware I-Cache Locking [Falk, Plazar et al., *"Compile Time Decided Instruction Cache Locking Using Worst-Case Execution Paths*", CODES+ISSS 2007.]
- WCET-aware Scratchpad Memory Allocation

artin

- First simple approaches proposed by I. Puaut et al.
- Integrated ILP strategies under development at Dortmund, supported by **PREDATOR**





- Tight integration of tools and representation of memory architectures
- Making these optimizations available to the "average" software engineer for embedded systems
- Creating comprehensive set of SPM optimizations in the form of pre-pass optimizations
- Extensions focusing on multi-processor based systems
- Analysis of standard optimizations from the viewpoint of WCET reduction
- Analysis of tradeoffs between multiple objectives





- Current compiler technology does not reflect non-uniform memory access costs well
- Proposal for an introduction of optimizations driven by models of memory access costs
- First approaches focus on exploitation of scratch-pad memories
  - Non-overlaying + overlaying approaches
  - Single + multiple applications

ortin

Optimizations driven by an explicit WCET model

Significant WCET reductions even in well-established areas

