



Optimizations

Peter Marwedel TU Dortmund Informatik 12 Germany



2009/01/17

Structure of this course







Hardware-support for block-copying



The DMA unit was modeled in VHDL, simulated, synthesized. Unit only makes up 4% of the processor chip.

The unit can be put to sleep when it is unused.

Code size reductions of up to 23% for a 256 byte SPM were determined using the DMA unit instead of the overlaying allocation that uses processor instructions for copying.

[Lars Wehmeyer, Peter Marwedel: Fast, Efficient and Predictable Memory Accesses, Springer, 2006]

U technische universität dortmund



References to large arrays (1) - Regular accesses -

```
for (i=0; i<n; i++)
for (j=0; j<n; j++)
 for (k=0; k<n; k++)
   U[i][i]=U[i][i] + V[i][k] * W[k][i]
```



Tiling @

```
for (it=0; it<n; it=it+Sb)
{read tile V[it:it+Sb-1, 1:n]
for (jt=0; jt<n; jt=jt+Sb)
  {read_tile U[it:it+Sb-1, jt:jt+Sb-1]
   read tile W[1:n,jt:jt+Sb-1]
   U[it:it+Sb-1,jt:jt+Sb-1]=U[it:it+Sb-1,jt:jt+Sb-1]
                               + V[it:it+Sb-1,1:n]
                               * W [1:n, jt:jt+Sb-1]
       write_tile U[it:it+Sb-1,jt:jt+Sb-1]
                                                         [M. Kandemir, J. Ramanujam, M. J. Irwin, N. Vijaykrishnan, I.
 }}
                                                         Kadayif, A. Parikh: Dynamic Management of Scratch-Pad
                                                         Memory Space, DAC, 2001, pp. 690-695]
      technische universität
                                   fakultät für
                                                     © p. marwedel,
      dortmund
                                   informatik
                                                     informatik 12, 2009
```

References to large arrays - Irregular accesses -

for each loop nest *L* in program *P* { apply loop tiling to L based on the access patterns of regular array references; for each assignment to index array Xupdate the block minimum and maximum values of X; compute the set of array elements that are irregularly referenced in the current inter-tile iteration; compare the memory access costs for using and not using SPM; if (using SPM is beneficial) execute the intra-tile loop iterations by using the SPM else execute the intra-tile loop iterations by not using the SPM

[G. Chen, O. Ozturk, M. Kandemir, M. Karakoy: Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns, *DATE*, 2006]



Results for irregular approach



Hierarchical memories: Memory hierarchy layer assignment (MHLA) (IMEC)



Memory hierarchy layer assignment (MHLA) - Copy candidates -



U technische universität dortmund

fakultät für informatik

Memory hierarchy layer assignment (MHLA) - Goal -

Goal: For each variable: find permanent layer, partition and module & select copy candidates such that energy is minimized.



Memory hierarchy layer assignment (MHLA) - Approach -



Dynamic set of multiple applications



Approach overview

- 2 steps: compile-time analysis & runtime decisions
- No need to know all applications at compile-time
- Capable of managing runtime allocated memory objects
- Integrates into an embedded operating system



Results

MEDIA+ Energy

- **Baseline: Main memory only**
- Best: Static for $16k \rightarrow 58\%$
- Overall best: Chunk \rightarrow 49%

512

technische universität

256

dortmund

1024

informatik



informatik 12, 2009

cycles

140,00%

120,00%

100,00%

80,00%

60,00%

40,00%

20,00%

0.00%

Comparison of SPMM to Caches for SORT

- Baseline: Main memory only
- SPMM peak energy reduction by 83% at 4k Bytes scratchpad
- Cache peak: 75% at 2k 2-way cache

- SPMM capable of outperforming caches
- OS and libraries are not considered yet

Chunk allocation results:



SPM+MMU (1)

How to use SPM in a system with virtual addressing?

Virtual SPM

- Typically accesses MMU
- + SPM in parallel
- not energy efficient

Real SPM

suffers from potentially long VA translation

 Egger, Lee, Shin (Seoul Nat. U.): Introduction of small µTLB translating recent addresses fast.



U technische universität dortmund





SPM+MMU (2)

- µTLB generates physical address in 1 cycle
- if address corresponds to SPM, it is used
- otherwise, mini-cache is accessed
- Mini-cache provides reasonable performance for non-optimized code
- µTLB miss triggers main TLB/MMU
- SPM is used only for instructions
- instructions are stored in pages
- pages are classified as cacheable, non-cacheable, and "pageable"

fakultät für

informatik





SPM+MMU (3)

- Application binaries are modified: frequently executed code put into pageable pages.
- Initially, page-table entries for pageable code are marked invalid
- If invalid page is accessed, a page table exception invokes SPM manager (SPMM).
- SPMM allocates space in SPM and sets page table entry
- If SPMM detects more requests than fit into SPM, SPM eviction is started
- Compiler does not need to know SPM size





Extension to SNACK-pop (post-pass optimization)



Cloning of functions



- Computation of which block should be moved in and out for a certain edge
- Generation of an ILP
- Decision about copy operations at compile time.



Results for SNACK-pop (1)



Results for SNACK-pop (2)



Multi-processor ARM (MPARM) Framework



- Homogenous SMP ~ CELL processor
- Processing Unit : ARM7T processor
- Shared Coherent Main Memory
- Private Memory: Scratchpad Memory



Application Example: Multi-Processor Edge Detection



- Source, sink and n compute processors
- Each image is processed by an independent compute processor
 - Communication overhead is minimized.

U technische universität dortmund

fakultät für informatik

Results: Scratchpad Overlay for Edge Detection



- 2 CPs are better than 1 CP, then energy consumption stabilizes
- Best scratchpad size: 4kB (1CP& 2CP) 8kB (3CP & 4CP)

U technische universität dortmund



Results DES-Encryption



DES-Encryption: 4 processors: 2 Controllers+2 Compute Engines

Energy values from ST Microelectronics	Result of ongo Dortmund sup	Result of ongoing cooperation between U. Bologna and U. Dortmund supported by ARTIST2 network of excellence.		
technische universität	fi fakultät für	© p. marwedel,	- 25	
dortmund	informatik	informatik 12, 2009		

MPSoC with shared SPMs



[M. Kandemir, I. Kadayif, A. Choudhary, J. Ramanujam, I. Kolcu: Compiler-Directed Scratch Pad Memory Optimization for Embedded Multiprocessors, *IEEE Trans. on VLSI*, Vol. 12, 2004, pp. 281-286]

U technische universität dortmund



© p. marwedel, informatik 12, 2009

© IEEE, 2004



Energy benefits despite large latencies for remote SPMs



Extensions

- Using DRAM
 Applications to Flash memory (copy code or execute in place):
 Applications to Flash memory (copy code or execute in place):
 Wehmeyer according to own experiments: very much parameter dependent
 - Trying to imitate advantages of SPM with caches: partitioned caches, etc.







technische universität dortmund



Optimizations for Caches

Peter Marwedel TU Dortmund Informatik 12 Germany



2009/01/17

Improving predictability for caches

- Loop caches
- Mapping code to less used part(s) of the index space
- Cache locking/freezing
- Changing the memory allocation for code or data
- Mapping pieces of software to specific ways Methods:
 - Generating appropriate way in software
 - Allocation of certain parts of the address space to a specific way
 - Including way-identifiers in virtual to real-address translation
- "Caches behave almost like a scratch pad"



Code Layout Transformations (1)

Execution counts based approach:

Sort the functions according to execution counts (1100)

$$f_4 > f_1 > f_2 > f_5 > f_3$$

 Place functions in decreasing order of execution counts

(900)

f₁

 f_2

 f_3

f₄

 f_5

(400)

(2000)

(700)

[S. McFarling: Program optimization for instruction caches, 3rd International Conference on Architecture Support for Programming Languages and Operating Systems (ASPLOS), 1989]

J technische universität dortmund



© p. marwedel, informatik 12, 2009

- 31 -

Code Layout Transformations (2)



Code Layout Transformations (3)



Code Layout Transformations (3)



Code Layout Transformations (4)



Code Layout Transformations (5)



Code Layout Transformations (6)



Way prediction/selective direct mapping



[M. D. Powell, A. Agarwal, T. N. Vijaykumar, B. Falsafi, K. Roy: Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping, *MICRO-34*, 2001]

© ACM

- 38 -

Hardware organization for way prediction





FIGURE 3: Fetch and i-cache access mechanism.





© p. marwedel, informatik 12, 2009

© ACM

Results for the paper on way prediction (1)

System configuration		Cache energy and prediction overhead			
Instruction issue & decode bandwidth	8 issues per cycle	Energy component	Relative energy		
L1 I-Cache	16K, 4-way, 1 cycle	Parallel access cache read (4 ways	1.00		
Base L1 D-Cache	16K, 4-way, 1 or 2	read)			
	cycles, 2ports	1 way read	0.21		
L2 cache	1M, 8-way, 12 cycle latency				
		Cache write	0.24		
Memory access latency	80 cycles+4 cycles per 8 bytes	Tag array energy (incl. in the above numbers)	0.06		
Reorder buffer size	64				
LSQ size	32	1024x4bit prediction	0.007		
Branch predictor	2-level hybrid	table read/write			
- tochnische universität					

dortmund



© p. marwedel, informatik 12, 2009

© ACM

- 40 -



U technische universität dortmund



© p. marwedel, informatik 12, 2009

© ACM

- 41 -

Results for the paper on way prediction (2)



- 42 -

Summary

- Allocation strategies for SPM
 - Dynamic sets of processes
 - Multiprocessors
 - MMUs
 - Sharing between SPMs in a multi-processor
- Optimizations for Caches
 - Code Layout transformations
 - Way prediction

