

# Modeling levels

Peter Marwedel  
TU Dortmund,  
Informatik 12

2009/11/07



# Levels of hardware modeling

---

Possible set of levels (others exist)

- System level
- Algorithmic level
- Instruction set level
- Register-transfer level (RTL)
- Gate-level models
- Switch-level models
- Circuit-level models
- Device-level models
- Layout models
- Process and device models

# System level

---

- Term not clearly defined.
- Here: denotes the entire embedded system, system into which information processing is embedded, and possibly also the environment.
- Models may include mechanics + information processing.  
May be difficult to find appropriate simulators.  
Solutions: VHDL-AMS, SystemC or MATLAB.  
MATLAB+VHDL-AMS support partial differential equations.
- Challenge to model information processing parts of the system such that the simulation model can be used for the synthesis of the embedded system.

# Algorithmic level

---

- Simulating the algorithms that we intend to use within the embedded system.
- No reference is made to processors or instruction sets.
- Data types may still allow a higher precision than the final implementation.
- If data types have been selected such that every bit corresponds to exactly one bit in the final implementation, the model is said to be **bit-true**.  
non-bit-true → bit-true should be done with tool support.
- Single process or sets of cooperating processes.

# Algorithmic level: Example: -MPEG-4 full motion search -

---

```
for (z=0; z<20; z++)
    for (x=0; x<36; x++) {x1=4*x;
        for (y=0; y<49; y++) {y1=4*y;
            for (k=0; k<9; k++) {x2=x1+k-4;
                for (l=0; l<9; ) {y2=y1+l-4;
                    for (i=0; i<4; i++) {x3=x1+i; x4=x2+i;
                        for (j=0; j<4;j++) {y3=y1+j; y4=y2+j;
                            if (x3<0 || 35<=x3||y3<0||48<=y3)
                                then_block_1; else else_block_1;
                            if (x4<0|| 35<=x4||y4<0||48<=y4)
                                then_block_2; else else_block_2;
                        }}}}}}}
```

# Instruction level

---

Algorithms already compiled for the instruction set.

Model allows counting the executed number of instructions.

Variations:

- Simulation only of the effect of instructions
- **Transaction-level modeling**: each read/write is one transaction, instead of a set of signal assignments
- **Cycle-true simulations**: exact number of cycles
- **Bit-true simulations**: simulations using exactly the correct number of bits

# Instruction level: example

---

Assembler (MIPS)	Simulated semantics
and \$1,\$2,\$3	$\text{Reg}[1] := \text{Reg}[2] \wedge \text{Reg}[3]$
or \$1,\$2,\$3	$\text{Reg}[1] := \text{Reg}[2] \vee \text{Reg}[3]$
andi \$1,\$2,100	$\text{Reg}[1] := \text{Reg}[2] \wedge 100$
sll \$1,\$2,10	$\text{Reg}[1] := \text{Reg}[2] \ll 10$
srl \$1,\$2,10	$\text{Reg}[1] := \text{Reg}[2] \gg 10$

# Register transfer level (RTL)

---


Modelling of all components at the register-transfer level, including

- arithmetic/logic units (ALUs),
- registers,
- memories,
- muxes and
- decoders.

Models at this level are always cycle-true.

Automatic synthesis from such models is **not** a major challenge.

# Register transfer level: example (MIPS)




# Gate-level models

---

- Models contain gates as the basic components.
- Information about signal transition probabilities
  - ☞ can be used for power estimations.
- Delay calculations can be more precise than for RTL.  
Typically no information about the length of wires  
(still estimates).
- Term sometimes also denotes Boolean functions  
(No physical gates; only considering the behavior of the gates).  
Such models should be called “Boolean function models”.

# Gate-level models: Example



source:  
<http://geda.seul.org/screenshots/screenshot-schem2.png>

Quad 2 to 1 Multiplexer


FILE	multplexch	REVISION	1
PAGE	1	OF	1
DRAWN BY: Alex V. Hazebo			

# Switch-level models

---

- Switch level models use switches (transistors) as their basic components.
- Switch level models use digital values models.
- In contrast to gate-level models, switch level models are capable of reflecting **bidirectional** transfer of information.

# Switch level model: example




Source: <http://vada1.skku.ac.kr/ClassInfo/ic/vlsicad/chap-10.pdf>

# Circuit level models: Example

- Models circuit theory. Its components (current and voltage sources, resistors, capacitances, inductances and possibly macro-models of semiconductors) form the basis of simulations at this level.

Simulations involve partial differential equations.

Linear if and only if the behavior of semiconductors is linearized.




# Circuit level models: SPICE

The most frequently used simulator at this level is SPICE [Vladimirescu, 1987] and its variants.


Example:

```
.SUBCKT NAND2 VDD VSS A B OUT
MN1 I1 A VSS VSS NFET W=8U L=4U AD=64P AS=64P
MN2 OUT B I1 VSS NFET W=8U L=4U AD=64P AS=64P
MP1 OUT A VDD VDD PFET W=16U L=4U AD=128P AS=128P
MP2 OUT B VDD VDD PFET W=16U L=4U AD=128P AS=128P
CA A VSS 50fF
CB B VSS 50fF
COUT OUT VSS 100fF
.ENDS
```



# Circuit level models: sample simulation results

---




# Device level

---

Simulation  
of a single  
device  
(such as a  
transistor).  
Example  
(SPICE-  
simulation  
[IMEC]):

Measured and simulated currents





# Layout models

---

- Reflect the actual circuit layout,
- include **geometric** information,
- cannot be simulated directly:  
behavior can be deduced by correlating the layout model with a behavioral description at a higher level or by extracting circuits from the layout.
- Length of wires and capacitances frequently extracted from the layout,  
**back-annotated** to descriptions at higher levels  
(more precision for delay and power estimations).


# Layout models: Example



© Mosis (<http://www.mosis.org/Technical/Designsupport/polyflowC.html>);  
Tool: Cadence

# Process models

Model of fabrication process; Example [IMEC]:  
Doping as a function of the distance from the surface



# Levels covered by the different languages

Requirements

Architecture

HW/SW

Behavior

Functional


Verification

Test bench

RTL

Gates

Transistors



# Comparison of languages

Peter Marwedel  
TU Dortmund,  
Informatik 12

2008/11/1



# Models of computation considered in this course

Communication/ local computations	Shared memory	Message passing	
		Synchronous	Asynchronous
Undefined components		Plain text, use cases   (Message) sequence charts	
Communicating finite state machines	StateCharts		SDL
Data flow	(Not useful)		Kahn networks, SDF
Petri nets		C/E nets, P/T nets, ...	
Discrete event (DE) model	VHDL, Verilog, SystemC, ...	Only experimental systems, e.g. distributed DE in Ptolemy	
Von Neumann model	C, C++, Java CSP, ADA	C, C++, Java with libraries 	


# Classification by Stuijk

---

- **Expressiveness** and **succinctness** indicate, which systems can be modeled and how compact they are.
- **Analyzability** relates to the availability of scheduling algorithms and the need for run-time support.
- **Implementation** efficiency is influenced by the required scheduling policy and the code size.

# Classification by Stuijk (2)

---



KPN very expressive, but difficult to analyze

# Properties of processes (1)

---

- **Number of processes**

static;

dynamic (dynamically changed hardware architecture?)

- **Nesting:**

- Nested declaration of processes

```
process {  
    process {  
        process {  
    }}}
```

- or all declared at the same level

```
process { ... }  
process { ... }  
process { ... }
```

# Properties of processes (2)

---

- Different techniques for **process creation**
  - **Elaboration in the source (c.f. ADA, below)**  
`declare`  
`process P1 ...`
  - **explicit fork and join (c.f. Unix)**  
`id = fork();`
  - **process creation calls**  
`id = create_process(P1);`

E.g.: StateCharts comprises a static number of processes, nested declaration of processes, and process creation through elaboration in the source.


# MOCs and Language Comparison

---

Language	Behavioral Hierarchy	Structural Hierarchy	Programming Language Elements	Exceptions Supported	Dynamic Process Creation
StateCharts	+	-	-	+	-
VHDL	+	+	+	-	-
SpecCharts	+	-	+	+	-
SDL	+-	+ -	+ -	-	+
Petri nets	-	-	-	-	+
Java	+	-	+	+	+
SpecC	+	+	+	+	+
SystemC	+	+	+	- (2.0)	- (2.0)
ADA	+	-	+	+	+

# How to cope with MOCs and language problems in practice?

Mixed approaches:



# Models of computation considered in UML

## (Focus on support of early design phases)

Communication/ local computations	Shared memory	Message passing	
		Synchronous	Asynchronous
Undefined components	use cases		sequence charts, timing diagrams
Communicating finite state machines	State diagrams		
Data flow	(Not useful)	Data flow	
Petri nets			activity charts
Discrete event (DE) model	-		-
Von Neumann model	-		-

# Additional diagrams in UML

---

- **Deployment diagram:** describe the “execution architecture” of systems (hardware or software nodes).
- **Package diagrams:** Partitioning of software into software packages.
- **Class diagrams:** describe inheritance relations of object classes.
- **Communication diagram:** represent classes, relations between classes, and messages that are exchanged
- **Component diagrams:** components used in applications
- **Object diagrams, interaction overview diagrams, composite structure diagrams:** less frequently used diagrams

# UML for real-time?

---

Initially not designed for real-time.

Initially lacking features:

- Partitioning of software into tasks and processes
- specifying timing
- specification of hardware components
- Projects on defining real-time UML based on previous work
- ROOM [Selic] is an object-oriented methodology for real-time systems developed originally at Bell-Northern Research.
- “UML profile for schedulability, performance and time”  
<http://www.omg.org/cgi-bin/doc?ptc/2002-03-02>

# UML Profiles Relevant for SoC

## Existing (OMG)

- SPT (Schedulability, Performance, and Timing Analysis)
- Testing Profile
- QoS and Fault Tolerance
- SysML (System Modelling Language)
- UML Profile for SoC


## Upcoming (OMG)

- MARTE (Modeling and Analysis of Real-Time Embedded Systems)

## non-OMG

- UML/SystemC (STMicroelectronics)
- SPRINT Profile (ST, NXP, Infineon, ...)

# Example: Activity diagram with annotations



See also W. Müller et al.: UML for SoC, <http://jerry.c-lab.de/uml-soc/>

Figure 8-10 Details of the “send video” subactivity with performance annotations

# UML Profile Summary

- UML Profile comes as class diagrams with constraints, textual outlines (semantics), icons, diagram symbols, ...  
Constraints and behavioral semantics typically leave several issues open (variation points)
- Different OMG profiles of related domains may not be compatible!
- Current OMG UML Profiles are mainly for modelling
- UML Profiles do not come with a formal semantics
- ... but Hardware Design is not just modelling
- HW verification and synthesis requires a well-defined and precise behavioral semantics
- Several UML tools already support UML profile definition

# Models of computation considered in Ptolemy

## (Focus on executable models; “mature” models only)

Communication/ local computations	Shared memory	Message passing Synchronous   Asynchronous
Undefined components		
Communicating finite state machines	FSM, synchronous/reactive MoC	
Data flow		Kahn networks, SDF, dynamic dataflow, discrete time
Petri nets		
Discrete event (DE) model	DE	Experimental distributed DE
Von Neumann model	CSP	
Wireless	Special model for wireless communication	
Continuous time	Partial differential equations	

# Summary

---

- Levels of hardware modeling
- MoCs and language comparison
  - Expressiveness vs. analyzability of MoCs
  - Process creation
  - Properties of languages
- MoCs covered in
  - UML
    - Profiles for real-time modeling
  - Ptolemy