


Evaluation and Validation

Peter Marwedel
TU Dortmund, Informatik 12
Germany

2009/12/09



Structure of this course




Numbers denote sequence of chapters

Performance evaluation

- **Estimated cost and performance values:**

Difficult to generate sufficiently precise estimates;

Balance between run-time and precision



- **Accurate cost and performance values:**

Can be done with normal tools
(such as compilers).

As precise as the input data is.




We need to compute average and worst case execution times

Thiele's real-time calculus (RTC)/ Modular performance analysis (MPA) - Arrival curves -


Arrival curves describe the maximum and minimum number of events arriving in some time interval Δ

Examples

periodic event stream





periodic event stream with jitter



Thiele's real-time calculus (RTC)/ Modular performance analysis (MPA) - Service curves -

Service curves β^u resp. β^ℓ describe the maximum and minimum service capacity available in some time interval Δ


Example:



Thiele's real-time calculus (RTC)/ Modular performance analysis (MPA) - Workload characterization -

γ^u resp. γ^ℓ describe the maximum and minimum service capacity required as a function of the number e of events

Example



Workload required for incoming stream

Incoming workload

$$\alpha^u(\Delta) = \gamma^u(\overline{\alpha^u}(\Delta))$$

$$\alpha^\ell(\Delta) = \gamma^\ell(\overline{\alpha^\ell}(\Delta))$$


Upper and lower bounds on the number of events

$$\overline{\beta}^u(\Delta) = \gamma^{-1}(\beta^u(\Delta))$$

$$\overline{\beta}^\ell(\Delta) = \gamma^{-1}(\beta^\ell(\Delta))$$

Thiele's real-time calculus (RTC)/ Modular performance analysis (MPA) - System of real time components -

Incoming event streams and available capacity are transformed by real-time components:



Theoretical results allow the computation of properties of outgoing streams ➤

Thiele's real-time calculus (RTC)/ Modular performance analysis (MPA) - Transformation of arrival and service curves

Resulting arrival curves:

$$\bar{\alpha}^u = \min\left(\left[\left(\underline{\alpha}^u \otimes \bar{\beta}^u\right) \overline{\oplus} \bar{\beta}^l\right], \bar{\beta}^u\right)$$

$$\bar{\alpha}^l = \min\left(\left[\left(\underline{\alpha}^l \overline{\oplus} \bar{\beta}^u\right) \otimes \bar{\beta}^l\right], \bar{\beta}^l\right)$$

Remaining service curves:

$$\bar{\beta}^u = \left(\bar{\beta}^u - \bar{\alpha}^l\right) \underline{\oplus} 0$$

$$\bar{\beta}^l = \left(\bar{\beta}^l - \bar{\alpha}^u\right) \overline{\otimes} 0$$

Where:

$$(f \underline{\otimes} g)(t) = \inf_{0 \leq u \leq t} \{f(t - u) + g(u)\} \quad (f \overline{\otimes} g)(t) = \sup_{0 \leq u \leq t} \{f(t - u) + g(u)\}$$

$$(f \underline{\oplus} g)(t) = \inf_{u \geq 0} \{f(t + u) - g(u)\} \quad (f \overline{\oplus} g)(t) = \sup_{u \geq 0} \{f(t + u) - g(u)\}$$

Thiele's real-time calculus

Remarks

- Details of the proofs can be found in relevant references
- Results also include bounds on buffer sizes and on maximum latency.
- Theory has been extended into various directions, e.g. for computing remaining battery capacities

Application: In-Car Navigation System

Car radio with navigation system

User interface needs to be responsive


Traffic messages (TMC) must be processed in a timely way

Several applications may execute concurrently




© Thiele, ETHZ

System Overview




Use case 1: Change Audio Volume




Use case 1: Change Audio Volume


Communication
Resource
Demand




Use case 2: Lookup Destination Address




Use case 2: Lookup Destination Address




Use case 3: Receive TMC Messages



Use case 3: Receive TMC Messages




Proposed Architecture Alternatives



Step 1: Environment (Event Streams)

Event Stream Model


e.g. Address Lookup
(1 event / sec)



Step 2: Architectural Elements


Event Stream Model

e.g. Address Lookup
(1 event / sec)



Resource Model

e.g. unloaded RISC CPU
(113 MIPS)




Step 3: Mapping / Scheduling


Rate Monotonic Scheduling
(Pre-emptive fixed priority scheduling):

- Priority 1: Change Volume ($p=1/32\text{ s}$)
- Priority 2: Address Lookup ($p=1\text{ s}$)
- Priority 3: Receive TMC ($p=6\text{ s}$)

Step 4: Performance Model



Step 5: Analysis








Analysis – Design Question 1

How do the proposed system architectures compare in respect to end-to-end delays?


Analysis – Design Question 1

End-to-end delays:




Analysis – Design Question 2

How robust is architecture A?
Where is the bottleneck of this architecture?





Analysis – Design Question 2

Sensitivity to
input rate:




Sensitivity to
resource capacity:




Analysis – Design Question 2

TMC delay vs. MMI processor speed:








Analysis – Design Question 3

Architecture D is chosen for further investigation.
How should the processors be dimensioned?



Analysis – Design Question 3



Conclusions

- Easy to construct models (~ half day)
- Evaluation speed is fast and linear to model complexity (~ 1s per evaluation)
- Needs little information to construct early models
(Fits early design cycle very well)
- Even though involved mathematics is very complex, the method is easy to use (Language of engineers)

Acknowledgement and References

The presentation contains contributions by

- Samarjit Chakraborty (NUS)
- Simon Künzli, Ernesto Wandeler, Alexander Maxiaguine (ETHZ)
- Andreas Herkersdorf, Patricia Sagmeister (IBM)
- Jonas Greutert (Netmodule)

Many publications are available from


<http://www.tik.ee.ethz.ch/~thiele>

SYMTA


SYMTA (Ernst, TU Braunschweig) works with standard streams (periodic, periodic with jitter streams) and focuses on computing end-to-end guarantees in multiprocessor based systems

See www.symtavision.com

Worst/best case execution times (1)



Worst/best case execution times (2)



Requirements on WCET estimates:

- **Safeness:** $WCET \leq WCET_{EST}$!
- **Tightness:** $WCET_{EST} - WCET \rightarrow \text{minimal}$

Worst case execution times (3)




Complexity:

- in the general case: undecidable if a bound exists.
- for restricted programs: simple for “old“ architectures, very complex for new architectures with pipelines, caches, interrupts, virtual memory, etc.


Approaches:

- for hardware: requires detailed timing behavior
- for software: requires availability of machine programs; complex analysis (see, e.g., www.absint.de)

WCET estimation: AiT (AbsInt)




WCET estimation for caches




Behavior at program joins

Worst case



Best case





Energy models


- Tiwari (1994): Energy consumption within processors
- Simunic (1999): Using values from data sheets. Allows modeling of all components, but not very precise.
- Russell, Jacome (1998): Measurements for 2 fixed configurations
- Steinke et al., UniDo (2001): mixed model using measurements and prediction
- Jouppi (1996): Energy consumption of caches predicted by CACTI.




Steinke's model




E.g.: ATMELO board with
ARM7TDMI and ext. SRAM



CACTI model



Cache model used



<http://research.compaq.com/wrl/people/jouppi/CACTI.html>

Summary

Performance analysis

- Simulation-based techniques
 - Trade-off between speed and accuracy (☞ end of chapter 2)
- Formal performance analysis
 - Thiele's real-time calculus (RTC)/Modular performance analysis (MPA)
 - Using bounds on the number of events in input streams
 - Using bounds on available processing capability
 - Derives bounds on the number of events in output streams
 - Derives bound on remaining processing capability, buffer sizes, ...
 - Examples demonstrate design procedure based on RTC
- Evaluation of objective “energy/power consumption”