



Hardware/Software Partitioning

Peter Marwedel
TU Dortmund, Informatik 12
Germany




© Springer, 2010

2012年 12月 18 日

These slides use Microsoft clip arts. Microsoft copyright restrictions apply.

Structure of this course




Numbers denote sequence of chapters





Hardware/software partitioning

No need to consider special hardware in the future?



Correct for fixed functionality, but wrong in general: "By the time MPEG-n can be implemented in software, MPEG-n+1 has been invented" [de Man]


Functionality to be implemented in software or in hardware?





Functionality to be implemented in software or in hardware?

Decision
based on
hardware/
software
partitioning,
a special
case of
hardware/
software
codesign.







Codesign Tool (COOL) as an example of HW/SW partitioning


Inputs to COOL:

- 1. Target technology
- 2. Design constraints
- 3. Required behavior





Hardware/software codesign: approach



[Niemann, Hardware/Software Co-Design for Data Flow Dominated Embedded Systems, Kluwer Academic Publishers, 1998 (Comprehensive mathematical model)]





Steps of the COOL partitioning algorithm (1)

- Translation of the behavior into an internal graph model
- Translation of the behavior of each node from VHDL into C
- 3. Compilation
 - All C programs compiled for the target processor,
 - Computation of the resulting program size,
 - estimation of the resulting execution time (simulation input data might be required)
- 4. Synthesis of hardware components:
 - ∀ leaf nodes, application-specific hardware is synthesized.
 - High-level synthesis sufficiently fast.





Steps of the COOL partitioning algorithm (2)

5. Flattening of the hierarchy:

- Granularity used by the designer is maintained.
- Cost and performance information added to the nodes.
- Precise information required for partitioning is precomputed

6. Generating and solving a mathematical model of the optimization problem:

 Integer linear programming ILP model for optimization.
 Optimal with respect to the cost function (approximates communication time)






Steps of the COOL partitioning algorithm (3)

7. Iterative improvements:

Adjacent nodes mapped to the same hardware component are now merged.







Steps of the COOL partitioning algorithm (4)

8. Interface synthesis:

After partitioning, the glue logic required for interfacing processors, application-specific hardware and memories is created.



An integer linear programming model for HW/SW partitioning

Notation:

- Index set V denotes task graph nodes.
- Index set L denotes task graph node types
 e.g. square root, DCT or FFT
- Index set M denotes hardware component types.
 e.g. hardware components for the DCT or the FFT.
- Index set J of hardware component instances
- Index set KP denotes processors.
 All processors are assumed to be of the same type





An ILP model for HW/SW partitioning

- $X_{v,m}$: =1 if node v is mapped to hardware component type $m \in M$ and 0 otherwise.
- $Y_{v,k}$: =1 if node v is mapped to processor $k \in KP$ and 0 otherwise.
- $NY_{l,k}$ =1 if at least one node of type l is mapped to processor $k \in KP$ and 0 otherwise.
- Type is a mapping from task graph nodes to their types: $Type: V \rightarrow L$
- The cost function accumulates the cost of hardware units:
 - C = cost(processors) + cost(memories) +
 cost(application specific hardware)





Constraints

Operation assignment constraints

$$\forall v \in V : \sum_{m \in M} X_{v,m} + \sum_{k \in KP} Y_{v,k} = 1$$

All task graph nodes have to be mapped either in software or in hardware.

Variables are assumed to be integers.

Additional constraints to guarantee they are either 0 or 1:

$$\forall v \in V : \forall m \in M : X_{v,m} \leq 1$$

$$\forall v \in V : \forall k \in KP : Y_{v,k} \leq 1$$





Operation assignment constraints (2)

$$\forall l \in L, \forall v:Type(v)=c_l, \forall k \in KP:NY_{l,k} \geq Y_{v,k}$$

For all types l of operations and for all nodes v of this type: if v is mapped to some processor k, then that processor must implement the functionality of l.

Decision variables must also be 0/1 variables:

$$\forall l \in L, \forall k \in KP : NY_{l,k} \leq 1.$$






Resource & design constraints


- $\forall m \in M$, the cost (area) for components of type m is = sum of the costs of the components of that type. This cost should not exceed its maximum.
- $\forall k \in KP$, the cost for associated data storage area should not exceed its maximum.
- $\forall k \in KP$ the cost for storing instructions should not exceed its maximum.
- The total cost $(\Sigma_{m \in M})$ of HW components should not exceed its maximum
- The total cost of data memories $(\Sigma_{k \in \mathit{KP}})$ should not exceed its maximum
- The total cost instruction memories $(\Sigma_{k \in KP})$ should not exceed its maximum





Scheduling







Scheduling / precedence constraints

For all nodes v_{i1} and v_{i2} that are potentially mapped to the same processor or hardware component instance, introduce a binary decision variable $b_{i1,i2}$ with $b_{i1,i2}$ =1 if v_{i1} is executed before v_{i2} and = 0 otherwise.

Define constraints of the type (end-time of v_{i1}) \leq (start time of v_{i2}) if $b_{i1,i2}$ =1 and (end-time of v_{i2}) \leq (start time of v_{i1}) if $b_{i1,i2}$ =0

- Ensure that the schedule for executing operations is consistent with the precedence constraints in the task graph.
- Approach fixes the order of execution





Other constraints

Timing constraints
 These constraints can be used to guarantee that certain time constraints are met.




Some less important constraints omitted ..





Example



HW types *H*1, *H*2 and *H*3 with costs of 20, 25, and 30.
Processors of type *P*.
Tasks *T*1 to *T*5.
Execution times:

T	<i>H</i> 1	<i>H</i> 2	<i>H</i> 3	P
1	20			100
2		20		100
3			12	10
4			12	10
5	20			100





Operation assignment constraints (1)

T	<i>H</i> 1	H2	Н3	P
1	20			100
2		20		100
3			12	10
4			12	10
5	20			100

$$\forall v \in V : \sum_{m \in KM} X_{v,m} + \sum_{k \in KP} Y_{v,k} = 1$$

$$X_{I,I}+Y_{I,I}=I$$
 (task 1 mapped to $H1$ or to P)

$$X_{2,2} + Y_{2,1} = 1$$

$$X_{3.3}+Y_{3.1}=1$$

$$X_{4.3} + Y_{4.1} = 1$$

$$X_{5,1}+Y_{5,1}=1$$





Operation assignment constraints (2)

Assume types of tasks are l = 1, 2, 3, 3, and 1.

$$\forall l \in L, \forall v:Type(v)=c_l, \forall k \in KP:NY_{l,k} \geq Y_{v,k}$$

$$NY_{1,1} \ge Y_{1,1}$$

 $NY_{2,1} \ge Y_{2,1}$
 $NY_{3,1} \ge Y_{3,1}$
 $NY_{3,1} \ge Y_{4,1}$
 $NY_{1,1} \ge Y_{5,1}$

Functionality 3 to be implemented on processor if node 4 is mapped to it.





Other equations

Time constraints leading to: Application specific hardware required for time constraints ≤ 100 time units.

T	<i>H</i> 1	H2	Н3	P
1	20			100
2		20		100
3			12	10
4			12	10
5	20			100

Cost function:

$$C$$
=20 #(H 1) + 25 #(H 2) + 30 # (H 3) + cost(processor) + cost(memory)





Result

For a time constraint of 100 time units and cost(P) < cost(H3):

T	<i>H</i> 1	H2	Н3	P
1	20			100
2		20		100
3			12	10
4			12	10
5	20			100




$$T1 \rightarrow H1$$

$$T2 \rightarrow H2$$

$$T3 \rightarrow P$$

$$T4 \rightarrow P$$

$$T5 \rightarrow H1$$






Separation of scheduling and partitioning

Combined scheduling/partitioning very complex;

- Heuristic: Compute estimated schedule
 - Perform partitioning for estimated schedule
 - Perform final scheduling
 - If final schedule does not meet time constraint, go to 1 using a reduced overall timing constraint.










Application example

Audio lab (mixer, fader, echo, equalizer, balance units); slow SPARC processor 1µ ASIC library
Allowable delay of 22.675 µs (~ 44.1 kHz)






Outdated technology; just a proof of concept.





Running time for COOL optimization




Only simple models can be solved optimally.





Deviation from optimal design




Hardly any loss in design quality.






Running time for heuristic







Design space for audio lab



Everything in software:


Everything in hardware:

Lowest cost for given sample rate:

72.9 μ s, $0 \lambda^2$

 $3.06 \ \mu s, \ 457.9 x 10^6 \ \lambda^2$

18.6 μ s, 78.4x10⁶ λ ²,





Positioning of COOL

COOL approach:

shows that a formal model of hardware/SW codesign is beneficial; IP modeling can lead to useful implementation even if optimal result is available only for small designs.

Other approaches for HW/SW partitioning:

- starting with everything mapped to hardware; gradually moving to software as long as timing constraint is met.
- starting with everything mapped to software; gradually moving to hardware until timing constraint is met.
- Binary search.





HW/SW partitioning in the context of mapping applications to processors

- Handling of heterogeneous systems
- Handling of task dependencies
- Considers of communication (at least in COOL)
- Considers memory sizes etc (at least in COOL)
- For COOL: just homogeneous processors
- No link to scheduling theory



