


# Mapping of Applications to Multi-Processor Systems


Peter Marwedel  
TU Dortmund, Informatik 12  
Germany



2014年 01 月 17 日

These slides use Microsoft clip arts. Microsoft copyright restrictions apply.


# Structure of this course



Numbers denote sequence of chapters

# The need to support heterogeneous architectures


Energy efficiency a key constraint, e.g. for mobile systems



© Hugo De Man/Philips, 2007

Unconventional architectures close to IPE

Retargetable C compiler




Courtesy: Philips-Target Compilers

Coolflux Audio ASIP

130 nm 0.9V 0.32mm<sup>2</sup> 24bit  
2.0 mW MP3 incl. SRAMs  
**42 MOPS/mW (~1/4 IPE)**


Retargetable C compiler



41 Issue VLIW for SDR

130 nm 1.2V 6.5mm<sup>2</sup> 16 bit  
30 operations / cycle (OFDM)  
150 MHz 190mW (incl SRAMs)  
**24 GOPS/W (~ 1/5 IPE)**


SH-MobileG1: Chip Overview



© Renesas, MPSoC07

👉 How to map to these architectures ?

# Practical problem in automotive design



- Evaluate alternatives („what if ?“)
  - Mapping
  - Scheduling
  - Communication

- Early
- Quickly
- Cost-efficient

*Which processor should run the software?*

# A Simple Classification

---

Architecture fixed/ Auto-parallelizing	Fixed Architecture	Architecture to be designed
Starting from given task graph	Map to CELL, Hopes, Qiang XU (HK) Simunic (UCSD)	<del>COOL codesign tool;</del> <b>EXPO/SPEA2</b> SystemCodesigner
Auto-parallelizing	Mnemee (Dortmund) Franke (Edinburgh)  MAPS	Daedalus


# Example: System Synthesis

---

Given:



Goal:




Objectives: cost, latency, power consumption

# Basic Model – Problem Graph

---

Problem graph  $G_P(V_P, E_P)$ :




Interpretation:

- $V_P$  consists of **functional nodes**  $V_P^f$  (task, procedure) and **communication nodes**  $V_P^c$ .
- $E_P$  represent data dependencies


# Basic Model: Specification Graph

Definition: A specification graph is a graph  $G_S = (V_S, E_S)$  consisting of a problem graph  $G_P$ , an architecture graph  $G_A$ , and edges  $E_M$ . In particular,  $V_S = V_P \cup V_A$ ,  $E_S = E_P \cup E_A \cup E_M$




# Design Space


Communication Templates



Computation Templates




Scheduling/Arbitration




Which architecture is better suited for our application?


Architecture # 1



Architecture # 2



# Evolutionary Algorithms for Design Space Exploration (DSE)




# Challenges


---

- Encoding of (allocation+binding)
  - simple encoding
    - eg. one bit per resource, one variable per binding
    - easy to implement
    - many infeasible partitionings
  - encoding + repair
    - eg. simple encoding and modify such that for each  $v_p \in V_P$  there exists at least one  $v_a \in V_A$  with a  $\beta(v_p) = v_a$
    - reduces number of infeasible partitionings
- Generation of the initial population, mutation
- Recombination

# EXPO – Tool architecture (1)




# EXPO – Tool architecture (2)



Tool available online:  
<http://www.tik.ee.ethz.ch/expo/expo.html>


© L. Thiele, ETHZ

# EXPO – Tool (3)




# Application Model

Example of a simple stream processing task structure:




# Exploration – Case Study (1)

## behavioral specification of a video codec for video compression




# Exploration – Case Study (2)


## problem graph of the video coder



# Exploration – Case Study (3)




# More Results




# Extension: considering memory characteristics with MAMOT

## Example



# Gains resulting from the use of memory information



Olivera Jovanovic, Peter Marwedel, Iuliana Bacivarov, Lothar Thiele: MAMOT: Memory-Aware Mapping Tool for MPSoC, 15th Euromicro Conference on Digital System Design (DSD 2012) 2012

# Design Space Exploration with SystemCoDesigner (Teich et al., Erlangen)

## ■ System Synthesis

comprises:

- Resource allocation
- Actor binding
- Channel mapping
- Transaction modeling


## ■ Idea:

- Formulate synthesis problem as 0-1 ILP
- Use Pseudo-Boolean (PB) solver to find feasible solution
- Use multi-objective Evolutionary algorithm (MOEA) to optimize Decision Strategy of the PB solver

### System Synthesis (Actor Binding)



- $A$  denotes the set of actors
- Actor binding activation  $\alpha: A \times R \rightarrow \{0, 1\}$
- $\alpha(a, r) = 1$  binds actor  $a$  onto resource  $r$
- $\forall a \in A: \sum \alpha(a, r) = 1$  (Each actor is bound exactly once)




© University of Erlangen-Nuremberg  
Hardware-Software-Co-Design

8

© J. Teich, U. Erlangen-Nürnberg

# A 3rd approach based on evolutionary algorithms: SYMTA/S:




[R. Ernst et al.: A framework for modular analysis and exploration of heterogeneous embedded systems, *Real-time Systems*, 2006, p. 124]

# A Simple Classification

---

Architecture fixed/ Auto-parallelizing	Fixed Architecture	Architecture to be designed
Starting from given task graph	Map to CELL, Hopes Qiang XU (HK) Simunic (UCSD)	COOL codesign tool; <b>EXPO/SPEA2</b> SystemCodesigner
Auto-parallelizing	Mnemee (Dortmund) Franke (Edinburgh)  MAPS	Daedalus


# A fixed architecture approach: Map → CELL




- The problem of allocating and scheduling task graphs on processors in a distributed real-time system is **NP-hard**.

Martino Ruggiero, Luca Benini: Mapping task graphs to the CELL BE processor, 1st Workshop on *Mapping of Applications to MPSoCs*, Rheinfels Castle, 2008

# Partitioning into Allocation and Scheduling



Iterations stop when MP becomes unfeasible!




# A Simple Classification

---

Architecture fixed/ Auto-parallelizing	Fixed Architecture	Architecture to be designed
Starting from given task graph	Map to CELL, Hopes, Qiang XU (HK) Simunic (UCSD)	COOL codesign tool; <b>EXPO/SPEA2</b> SystemCodesigner
Auto-parallelizing	Mnemee (Dortmund) Franke (Edinburgh)  MAPS	<b>Daedalus</b>


# Daedalus Design-flow



Ed Deprettere et al.: Toward  
Composable Multimedia MP-SoC  
Design, 1st Workshop on Mapping of  
Applications to MPSoCs, Rheinfels  
Castle, 2008

# JPEG/JPEG2000 case study


## Example architecture instances for a single-tile JPEG encoder:




2 MicroBlaze processors (50KB)



1 MicroBlaze, 1HW DCT (36KB)




6 MicroBlaze processors (120KB)



4 MicroBlaze, 2HW DCT (68KB)

# Sesame DSE results: Single JPEG encoder DSE

---



# A Simple Classification

---

Architecture fixed/ Auto-parallelizing	Fixed Architecture	Architecture to be designed
Starting from given task graph	Map to CELL, Hopes, Qiang XU (HK) Simunic (UCSD)	COOL codesign tool; <b>EXPO/SPEA2</b> SystemCodesigner
Auto-parallelizing	Mnemee (Dortmund) Franke (Edinburgh)  MAPS	Daedalus

# Auto-Parallelizing Compilers

---

## Discipline “High Performance Computing”:

- Research on vectorizing compilers for more than 25 years.
- Traditionally: Fortran compilers.
- Such vectorizing compilers usually inappropriate for Multi-DSPs, since assumptions on memory model unrealistic:
  - Communication between processors via *shared memory*
  - Memory has only *one single common address space*

- ☞ ***De Facto no auto-parallelizing compiler for Multi-DSPs!***
- ☞ Work of Franke, O’Boyle (Edinburgh)
- ☞ Work of Daniel Cordes, Olaf Neugebauer (TU Dortmund)


# Example: Edge detection benchmark

```
1. int main() {  
2.     // Initialize temporary image buffers  
3.     for (i = 0; i < N; i++) {  
4.         for (j = 0; j < N; ++j) {  
5.             image_buffer2[i][j] = 0;  
6.             image_buffer3[i][j] = 0;  
7.         }  
8.     }  
9.     // Initialize filter[]  
10.    convolve2d(image_buffer1, filter, image_buffer3);  
11.  
12.    // Initialize filter2[]  
13.    convolve2d(image_buffer3, filter2, image_buffer1);  
14.  
15.    // Initialize filter3[]  
16.    convolve2d(image_buffer3, filter3, image_buffer2);  
17.  
18.    // Combine gradients and apply threshold  
19.    for (i = 0; i < N; i++) {  
20.        for (j = 0; j < N; ++j) {  
21.            temp1 = abs(image_buffer1[i][j]);  
22.            temp2 = abs(image_buffer2[i][j]);  
23.            temp3 = (temp1 > temp2) ? temp1 : temp2;  
24.            image_buffer3[i][j] = (temp3 > T) ? 255 : 0;  
25.        }  
26.    }  
27. }
```

(1)  
(2)  
(3)  
(4)  
(5)  
(6)

D. Cordes: Automatic Parallelization for  
Embedded Multi-Core Systems using High-  
Level Cost Models, PhD thesis, TU Dortmund,  
2013, [https://eldorado.tu-dortmund.de/  
bitstream/2003/31796/1/Dissertation.pdf](https://eldorado.tu-dortmund.de/bitstream/2003/31796/1/Dissertation.pdf)

# Task Parallelism




```
1. int main() {  
2.     // Initialize temporary image buffers  
3.     for (i = 0; i < N; i++) {  
4.         for (j = 0; j < N; ++j) {  
5.             image_buffer2[i][j] = 0;  
6.             image_buffer3[i][j] = 0;  
7.         }  
8.     }  
9.     // Initialize filter[]  
10.    convolve2d(image_buffer1, filter, image_buffer3);  
11.    // Initialize filter2[]  
12.    convolve2d(image_buffer3, filter2, image_buffer1);  
13.    // Initialize filter3[]  
14.    convolve2d(image_buffer3, filter3, image_buffer2);  
15.    // Combine gradients and apply threshold  
16.    for (i = 0; i < N; i++) {  
17.        for (j = 0; j < N; ++j) {  
18.            temp1 = abs(image_buffer1[i][j]);  
19.            temp2 = abs(image_buffer2[i][j]);  
20.            temp3 = (temp1 > temp2) ? temp1 : temp2;  
21.            image_buffer3[i][j] = (temp3 > T) ? 255 : 0;  
22.        }  
23.    }  
24. }
```

# MaCC Application: Multi-Objective Task-Level Parallelization

## Restrictions of embedded architectures

- Low computational power, small memories, battery-driven, ...




*Speedup vs Energy Consumption for Matrix Multiplication on MPARM with MEMSIM*

	Time [Cycles]	Energy [mJ]	Speedup
1 Core	125,256,949	36.433	1.00
2 Cores	74,172,007	58.095	1.69
3 Cores	53,804,696	79.607	2.33
4 Cores	44,389,652	103.655	2.82

- Good trade-off between different objectives must be found
- As fast as necessary instead of as fast as possible**

# Multi-Objective Task-Level Approach (2)




Edge detect benchmark from UTDSP benchmark suite

Target architecture: MPARM with MEMSIM energy model (1-4 cores)

# Pipeline Parallelization

## 1. Extract pipeline stages (horizontal splits)



*ILP formulation:*

$$x_n^t = \begin{cases} 1, & \text{if node } n \text{ is mapped to pipeline stage } t \\ 0, & \text{otherwise} \end{cases}$$


$$\forall n \in Nodes : \sum_{t \in Stages} x_n^t = 1$$

```
1. for (i = 0; i < NUMAV; ++i) {
   float sample_real[SLICE];
   float sample_imag[SLICE];

5. int index = i * DELTA;
   for (int j = 0; j < SLICE; ++j) {
      sample_real[j] =
         input_signal[index + j] * hamming[j];
      sample_imag[j] = zero;
   }

11. fft(sample_real, sample_imag); T1



13. for (int j = 0; j < SLICE; ++j) {
15.   mag[j] = mag[j] + (((sample_real[j] *
      sample_real[j]) + (sample_imag[j] *
      sample_imag[j])) / SLICE_2); T2
17. }
19. }
```



# Heterogeneous Pipeline Parallelization


Heterogeneous MPSoCs can be more efficient than homogeneous

- Cores behave differently on same parts of application
- Efficient balancing of tasks very difficult




- Use ILP as clear mathematical model integrating cost models  
→ Combine mapping with task extraction

# Heterogeneous pipeline parallelization results



- Cycle accurate simulator: CoMET (Vast)
- 100, 250, 500, 500 MHz ARM1176 cores
- Baseline: Sequential on 100 MHz core
- Average speedup: 8.9x
- Max.Speedup: 11.9x

# MAPS-TCT Framework



© Leupers, Sheng, 2008

Rainer Leupers, Weihua Sheng: MAPS: An Integrated Framework for MPSoC Application Parallelization, 1st Workshop on Mapping of Applications to MPSoCs, Rheinfels Castle, 2008

# Summary

---

- Clear trend toward multi-processor systems  
for embedded systems, there exists a large design space
- Using architecture **crucially depends on mapping tools**
- Mapping applications onto heterogeneous MP systems  
needs allocation (if hardware is not fixed), binding of tasks  
to resources, scheduling
- Two criteria for classification
  - Fixed / flexible architecture
  - Auto parallelizing / non-parallelizing
- Introduction to proposed Mnemee tool chain

Evolutionary algorithms currently the best choice