You are here:

Home DAES Staff Prof. Dr. Peter Marwedel PhD Forum 2010 - Dresden



2010 EDAA / ACM PhD Forum at DATE in Dresden

The EDAA / ACM PhD forum is part of the DATE Conference and hosted by ACM SIGDA and the European Design Automation Association (EDAA). It offers the opportunity for PhD students to present their thesis work to a broad audience in the design automation and test community from both academia and industry. During the presentation at the DATE Conference it helps students to establish contacts when entering the job market. Also, representatives from industry and academia get a glance of state-of-the-art research in design automation and test. This year we received a total of 54 submissions out of which 42 have been accepted for presentation at a dinner reception. The review process was conducted by a team of 13 internationally renowned reviewers. Our thanks go to all presenters, the PhD Forum Committee and all who were involved in conducting the review process and arranging and organizing the Forum event at DATE. We also thank the EDAA and DATE organizers and representatives for making this Forum possible.

Peter Marwedel
Chair 2010 EDAA/ACM PhD Forum DATE

PhD Forum Committee

  • P. Marwedel (Chair), TU* Dortmund, Germany
  • N. Wehn, TU* Kaiserslautern, Germany
  • D. Bertozzi, University of Bologna, Italy
  • J. Figueras, Departament d‘Enginyeria Electrònica, Barcelona, Spain
  • W. Anheier, Bremen University, Germany
  • T. Vierhaus, TU* Cottbus, Germany
  • M. Balakrishnan, Indian Institute of Technology, Delhi India
  • J. Henkel, University of Karlsruhe, Germany
  • U. Heinkel, TU* Chemnitz, Germany
  • U. Rückert, University of Paderborn, Germany
  • B. Lisper, University College of Mälardalen, Sweden
  • S. Stuijk, TU* Eindhoven, Netherlands,
  • R. Ernst, TU*Braunschweig, Germany

* TU = Technical University

Selected presentations

  1. Gao, Lei, RWTH Aachen, Germany, »Fast Processor Architecture Simulation and Profiling«
  2. Mango, Michele, University Bologna, Italy, »Adaptive Power Control for Solar Harvesting Multimodal Wireless Smart Camera«
  3. Claus, Christopher, TU Muenich, Germany, »AutoVision – a reconfigurable system on chip for future situation adaptive video based driver assistance systems«
  4. Chen, Zhimin, Virginia Tech, United States, »A Design Method to Reduce the Side-Channel Leakage for Masked Circuits«
  5. Yuan, Fangfang, Bristol University, United Kingdom, »Towards a Formal Framework to Assess the Impact of Design Decisions on Veri cation«
  6. Effler, Simon, Limerick University, Ireland, »Automated Procedure for the Design and Optimization of Digital Compensators for DC-DC Converters»
  7. Yi, Guo, Univerrsitat Autónoma de Barcelona, Spain, »On-board real-time data compression for GNSS-R Instrument GOLD-RTR«
  8. Luckovic, Slobodan, University of Lugano - ALaRI, Switzerland, »Securing NoC based MPSoCs«
  9. Kraemer, Stefan, RWTH Aachen, Germany, »Design and Analysis of Efficient MPSoC Simulation Techniques«
  10. Mennenga, Bjoern, TU Dresden, Germany, »"Contribution to Cost-Efficient MIMO Detection based on Tree Search Algorithms"«
  11. Liu, Qiang, Imperial College, London, UK, »Data Reuse and Parallelism in Hardware Compilation«
  12. Devos, Harald, Ghent University, Belgium, »Loop Transformations for the Optimized Generation of Reconfigurable Hardware«
  13. Phan, Linh, Pennsylvania University, United States, »Formal Modelling and Analysis of Stream Processing Systems«
  14. Miele, Antonio, Politecnico di Milano, Italy, »A Methodology for the Design and the Analysis of Reliable Embedded Systems«
  15. Ruiz-Amaya, Jesus, University of Seville, Spain, »Methodology and Synthesis of CMOS Pipeline A/D Converters for Telecommunications«
  16. Xydis, Sotirios, TU Athen, Greece, »High Performance Flexible DSP Coprocessor Synthesis»
  17. Ben Jmaa, Haykel, EPFL, Switzerland, »Fabrication and Design of Nanoscale Regular Circuits«
  18. Morgado, Alonso, Instituto de Microelectrónica de Sevilla, Spain, »Flexible SD Modulators for Multi-Standard Wireless Transceivers: Novel Architectures and Circuit Solutions«
  19. Winter, Markus, TU Dresden, Germany, »Utilization of Quality-of-Service in Networks-onChip for Task Scheduling Based on a Dedicted Run-Time Management Unit«
  20. Wen, Chi-Neng, Chung Cheng University, Taiwan, »NUDA: A Non-Uniform Debugging Architecture and Non-Intrusive Race Detection for Many-Core«
  21. Zhu, Jung, Royal Institute of Techology Kista, Sweden, »"Predictable and Concurrent Streaming Applications on MPSoCs: Modelling and Implementations"«
  22. Herber, Paula, TU Berlin, Germany, »"Automated HW/SW Co-Verification of SystemC Designs using Timed Automata"«
  23. Al Faruque, Mohammad Abdullah, TU Karlsruhe, Germany, »Runtime Adaptive System-on-Chip Communication Architecture«
  24. Zeng, Qingsheng, Ottawa University, United States, »A New Time Domain Technique for Electromagnetics and Its Applications«
  25. Rahmati, Dara, TU Teheran, Iran, »A Method for Calculating Hard QoS Guarantees for Networks-on-Chip«
  26. Loi, Igor, University of Bologna, Italy, »An efficient distributed memory interface for Many-Core Platform with 3D stacked DRAM«
  27. Selmane, Nidhal, Telecom Pari Tech, France, »Experimental Validation of Fault Attacks and Countermeasures«
  28. Taddeo, Antonio Vincenzo, University of Lugano - ALaRI, Switzerland, »Towards Self-adaptive Security«
  29. Schickel, Martin, TU Darmstadt, Germany, »Applications of Property-Based Synthesis in Formal Verification«
  30. Chouhan, Sonali, Philips Lab Delhi, India »"An Integrated Framework for Energy Optimization of Wireless Sensor Nodes"«
  31. Penolazzi, Sandro, Royal Institute of Technology Stockholm, Sweden, »Estimating Energy and Performance in SoCs at the Algorithmic Level«
  32. Ludovici, Daniele, TU Delft, Netherlands, »A Design Methodology for Cost-E ective and Flexible GALS Networks-on-Chip«
  33. Liu, Yu, University Illinois Chicago, United States, »Power Efficiency and Fault Detection at Register-Transfer Level«
  34. Glaß, Michael, University Erlangen-Nuernberg, Germany, »Dependability-Aware Embedded System-Level Design«
  35. Tagel, Mihkel, TU Tallinn, Estland, »Scheduling Framework for Real-time Dependable NoC-Based Systems«
  36. Novikov, Dmitry, National Academy of Sciences of Belarus Minsk, Belarus, »Verifying implementations of incompletely specified Boolean functions«
  37. Marongiu, Andrea, University of Bologna, Italy, »OpenMP Support for MPSoCs with Explicitly Managed Memory Hierarchy«
  38. Kuehne, Ulrich, University of Bremen, Germany, »Advanced Automation in Formal Verification of Processors«
  39. Bartzas, Alexandros, University Thrace, Greece, »Dynamic Memory Optimizations for Embedded Systems Using Software Metadata«
  40. Oddos, Yann, Tima Grenoble, France, »"Efficient Assertion-Based Synthesis from PSL to HDL"»
  41. Mota, Petro, Porto University, Portugal, »Test In-Circuit of Adaptive RF Transmitters«
  42. Santos, Rui, Aveiro University, Portugal, »FTT-enabled Switch«
  43. Liu, Ming, Royal Institute of Technology Kista, Sweden, »A Reconfigurable Design Framework for FPGA-based Adaptive Computing«
  44. Rosinger, Sven, OFFIS - Science Institute, Oldenburg »Optimisation of Dynamic Leakage Management in IP Synthesis«